cfelton / minnesota
A collection of HDL cores written in MyHDL.
☆12Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for minnesota
- that FPGA flow☆9Updated 9 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of …☆17Updated 11 years ago
- SD device emulator from ProjectVault☆14Updated 5 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Yosys Plugins☆20Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- ☆58Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- ☆10Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Utilities for MyHDL☆17Updated 11 months ago
- chipy hdl☆17Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- CMod-S6 SoC☆36Updated 6 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 9 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago