cfelton / minnesotaLinks
A collection of HDL cores written in MyHDL.
☆12Updated 9 years ago
Alternatives and similar repositories for minnesota
Users that are interested in minnesota are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- ☆10Updated 6 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- A mixed signal netlist language (pre-alpha)☆61Updated 7 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- A modern schematic entry and simulation program☆72Updated this week
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- Utilities for MyHDL☆19Updated last year
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- AXI support for Migen/MiSoC☆28Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Yosys Plugins☆21Updated 6 years ago