cfelton / minnesotaLinks
A collection of HDL cores written in MyHDL.
☆12Updated 9 years ago
Alternatives and similar repositories for minnesota
Users that are interested in minnesota are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- A bit-serial CPU☆19Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- ☆10Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 8 months ago
- Yosys Plugins☆22Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Utilities for working with a Wishbone bus in an embedded device☆45Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago