cfelton / minnesotaView external linksLinks
A collection of HDL cores written in MyHDL.
☆12Oct 28, 2015Updated 10 years ago
Alternatives and similar repositories for minnesota
Users that are interested in minnesota are comparing it to the libraries listed below
Sorting:
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Dec 23, 2018Updated 7 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Development of a new Python scripting API for KiCad☆41Jan 9, 2022Updated 4 years ago
- SPI RAM Emulation on Pico☆35Jul 30, 2023Updated 2 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- ☆26Feb 2, 2016Updated 10 years ago
- A frontend for NgSpice. (Archived and no longer maintained)☆25Mar 12, 2019Updated 6 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Jul 7, 2019Updated 6 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago
- ☆29Jan 6, 2015Updated 11 years ago
- Circuit analysis environment for Python☆61Sep 6, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- A lightweight dataframe & math toolkit for Rust☆26Aug 25, 2025Updated 5 months ago
- ☆14May 24, 2025Updated 8 months ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- ☆43Oct 25, 2020Updated 5 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- PropForthV5.5 is Forth progamming environment for Parallax Propeller P8X32A microcontroller created by Sal Sanci☆11Aug 14, 2016Updated 9 years ago
- Everything about the Athena☆10Oct 3, 2020Updated 5 years ago
- Free electric speed controller software using ChibiOS☆10Aug 13, 2023Updated 2 years ago
- G-code generator for 3D printers (RepRap, Makerbot, Ultimaker etc.)☆12Oct 21, 2021Updated 4 years ago
- Apply to FNK0089☆13Jan 7, 2026Updated last month
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- Computer Modern Mono proportional font☆10Jan 2, 2013Updated 13 years ago
- A mug for RF engineers☆10Oct 9, 2018Updated 7 years ago
- BAG framework☆41Jul 24, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago