tommythorn / tinytapeout-4-bit-cpu
A design for TinyTapeout
☆15Updated 2 years ago
Alternatives and similar repositories for tinytapeout-4-bit-cpu:
Users that are interested in tinytapeout-4-bit-cpu are comparing it to the libraries listed below
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- A SoC for DOOM☆16Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- A bit-serial CPU☆18Updated 5 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- RISC-V Playground on Nandland Go☆16Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Minimal microprocessor☆20Updated 7 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- KISCV, a KISS principle riscv32i CPU☆21Updated 2 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆58Updated last year
- IRSIM switch-level simulator for digital circuits☆32Updated 11 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- SoftCPU/SoC engine-V☆54Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year