tommythorn / tinytapeout-4-bit-cpu

Related projects ⓘ

Alternatives and complementary repositories for tinytapeout-4-bit-cpu

• jbush001 / MiteCPU
  Minimal microprocessor
  ☆19Updated 7 years ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated last year
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆34Updated last year
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆36Updated 3 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆45Updated this week
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆16Updated 3 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 4 years ago
• Mecrisp / Nandland-RISC-V
  RISC-V Playground on Nandland Go
  ☆15Updated last year
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆82Updated 6 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆47Updated this week
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 3 years ago
• mattvenn / fpga-sram
  mystorm sram test
  ☆26Updated 7 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 2 years ago
• mattvenn / wishbone_buttons_leds
  simple wishbone client to read buttons and write leds
  ☆17Updated 11 months ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆28Updated 3 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 2 years ago
• SubProto / icestick-vga-test
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Updated 8 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• openXC7 / openXC7-snap
  snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support
  ☆27Updated 4 months ago
• krabo0om / pauloBlaze
  A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
  ☆21Updated 3 years ago
• dan-rodrigues / pico-hx
  PCB combining Raspberry Pi Pico and iCE40 FPGA
  ☆29Updated 6 months ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆51Updated last year