a mini TPU with floating point arithmetic
☆53Dec 22, 2025Updated 9 months ago
Alternatives and similar repositories for TPUv2
Users that are interested in TPUv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- minimal compiler☆24Feb 19, 2026Updated 7 months ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆58Jan 21, 2017Updated 9 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 8 months ago
- High-performance CUDA kernels for equivariant graph neural networks (MACE, NequIP, Allegro). 10-20x faster than e3nn.☆44Jan 17, 2026Updated 8 months ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- [EMNLP 2025] AMQ: Enabling AutoML for Mixed-precision Weight-Only Quantization of Large Language Models☆18Apr 29, 2026Updated 5 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- NGSPICE Simulation of CMOS Circuits☆22Jun 6, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- a mini 2x2 systolic array and PE demo☆76Dec 21, 2025Updated 9 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- ☆22May 7, 2025Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆64Jan 18, 2025Updated last year
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 5 months ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LES extension package for NequIP☆21Aug 14, 2026Updated last month
- Virtual Decoupled Cores: Composable Programming Framework and Runtime for Async GPUs☆23Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆72Jan 30, 2026Updated 8 months ago
- Microbenchmarking hyperparameter tuning for JAX functions.☆24Sep 24, 2026Updated last week
- ☆22Sep 26, 2025Updated last year
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,386Apr 3, 2026Updated 6 months ago
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Aug 26, 2016Updated 10 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated 2 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆229Aug 4, 2019Updated 7 years ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 7 months ago