a mini TPU with floating point arithmetic
☆53Dec 22, 2025Updated 3 months ago
Alternatives and similar repositories for TPUv2
Users that are interested in TPUv2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Updated this week
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆31Mar 12, 2026Updated 2 weeks ago
- Simple UVM environment for experimenting with Verilator.☆38Mar 23, 2026Updated last week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- ☆11May 29, 2016Updated 9 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- ☆16Nov 28, 2017Updated 8 years ago
- implementation of paper - You Only Learn One Representation: Unified Network for Multiple Tasks (https://arxiv.org/abs/2105.04206)☆17Feb 24, 2022Updated 4 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated 3 weeks ago
- ☆21Sep 26, 2025Updated 6 months ago
- Rust language IPFS API implementation☆20Sep 17, 2017Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆19Mar 5, 2024Updated 2 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vocaloid Bot for the Telegram Messenger☆13Dec 8, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 4 months ago
- Linux kernel source tree☆12Mar 17, 2026Updated last week
- ☆17Apr 25, 2024Updated last year
- Netflix Clone interface using React☆11Jan 20, 2018Updated 8 years ago
- Use DRF with embedded resources, both for reading and writing☆13Jan 12, 2017Updated 9 years ago
- ☆15Sep 16, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Feb 1, 2025Updated last year
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- ☆21May 13, 2025Updated 10 months ago
- A pipelined 80286-class FPGA softcore CPU☆27Jul 6, 2025Updated 8 months ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 2 months ago
- A high performance Remote Procedure Call system.☆25Feb 26, 2026Updated last month
- Performance of chip programmers☆27Mar 23, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆15Jun 22, 2023Updated 2 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 16, 2026Updated 2 weeks ago
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 5 months ago
- ☆15Jan 4, 2023Updated 3 years ago
- Cocoa custom arrow-shaped NSButton subclasses☆30Aug 1, 2018Updated 7 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year