schoeberl / risc-v-labLinks
Lab material for the three week course on builiding a RISC-V microprocessor
☆16Updated 9 months ago
Alternatives and similar repositories for risc-v-lab
Users that are interested in risc-v-lab are comparing it to the libraries listed below
Sorting:
- Library of open source Process Design Kits (PDKs)☆54Updated last week
- Open source process design kit for 28nm open process☆64Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆26Updated 3 years ago
- RTL data structure☆52Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last month
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- RISC-V Nox core☆68Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆26Updated last month
- ☆54Updated 6 months ago
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆50Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A configurable SRAM generator☆56Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆30Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆38Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆91Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 11 months ago
- Open Source PHY v2☆31Updated last year
- ☆33Updated 6 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago