NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.
☆34Nov 8, 2025Updated 11 months ago
Alternatives and similar repositories for NPUEval
Users that are interested in NPUEval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆90Updated this week
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆67Mar 8, 2026Updated 7 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆23Jul 27, 2023Updated 3 years ago
- Fork of LLVM to support AMD AIEngine processors☆216Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- End-to-End Framework für Training, Optimierung und FPGA-Deployment effizienter Spiking Neural Networks (SNN).☆24Sep 30, 2026Updated last month
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- ☆58Oct 23, 2026Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 7 months ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Sep 23, 2026Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Updated this week
- ☆20Dec 20, 2023Updated 2 years ago
- ☆23Aug 24, 2026Updated 2 months ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆46Mar 19, 2020Updated 6 years ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- PYNQ support and examples for Kria SOMs☆145Aug 12, 2026Updated 2 months ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Sep 15, 2021Updated 5 years ago
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆710Updated this week
- ☆18May 25, 2026Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆31Oct 6, 2025Updated last year
- AGILE: Lightweight and Efficient Asynchronous GPU-SSD Integration (SC25)☆28Apr 14, 2026Updated 6 months ago
- IREE plugin repository for the AMD AIE accelerator☆137Sep 7, 2026Updated last month
- ☆25Dec 3, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python productivity for RFSoC platforms☆107Sep 29, 2026Updated last month
- AMD XDNA Driver (amdxdna.ko) for Linux and XRT SHIM library☆622Updated this week
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆31Updated this week
- ☆14Jan 24, 2023Updated 3 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- AMD PACE is a PyTorch extension for high-performance LLM inference on AMD CPUs. It provides a framework to develop and test novel optimiz…☆16Oct 21, 2026Updated last week
- Board files to build Ultra 96 PYNQ image☆160Sep 14, 2025Updated last year