Alternatives and similar repositories for iree-amd-aie

Users that are interested in iree-amd-aie are comparing it to the libraries listed below

• Xilinx / mlir-air
  ☆105Updated this week
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 11 months ago
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆473Updated this week
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆41Updated this week
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆82Updated 5 months ago
• Xilinx / aie-rt
  ☆21Updated last month
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated 2 years ago
• ROCm / rocMLIR
  ☆149Updated this week
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
  ☆340Updated last year
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆159Updated last week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆274Updated last year
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆133Updated 9 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• Xilinx / mlir-xten
  ☆15Updated last month
• accel-sim / gpgpu-sim_distribution
  GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…
  ☆53Updated last week
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 9 months ago
• accel-sim / gpu-app-collection
  A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.
  ☆74Updated this week
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆61Updated 11 months ago
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆142Updated last week
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆97Updated 2 months ago
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆47Updated last month
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆146Updated 7 months ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆58Updated 5 months ago
• iree-org / iree-turbine
  IREE's PyTorch Frontend, based on Torch Dynamo.
  ☆97Updated this week
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆223Updated 2 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆93Updated last year
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆121Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated last month
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆138Updated 2 months ago