Alternatives and similar repositories for iree-amd-aie

Users that are interested in iree-amd-aie are comparing it to the libraries listed below

• Xilinx / mlir-air
  ☆120Updated this week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆546Updated this week
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆339Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆52Updated last week
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆134Updated last year
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆36Updated 4 years ago
• Xilinx / aie-rt
  ☆22Updated this week
• ROCm / rocMLIR
  ☆162Updated last week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆176Updated this week
• iree-org / iree-turbine
  IREE's PyTorch Frontend, based on Torch Dynamo.
  ☆102Updated this week
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆83Updated 8 months ago
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆145Updated this week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆285Updated last year
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆313Updated this week
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 4 months ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆232Updated 3 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• Xilinx / mlir-xten
  ☆16Updated last week
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆60Updated 8 months ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆14Updated 4 years ago
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆56Updated 4 months ago
• anirudhsundar / tvm-gdb-commands
  Small set of gdb commands for useful tasks in tvm
  ☆22Updated 5 months ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆177Updated 2 weeks ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆57Updated last month
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆94Updated 5 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆98Updated 5 months ago