☆20Apr 1, 2026Updated last month
Alternatives and similar repositories for wireless-xorif
Users that are interested in wireless-xorif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆28Mar 16, 2026Updated 2 months ago
- ARM Trusted Firmware☆35Updated this week
- VHDL数字电路设计☆13Aug 30, 2017Updated 8 years ago
- ☆10May 14, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open hardware baseboard for Nvidia Jetson Thor AGX T5000 System on Module☆32Apr 1, 2026Updated last month
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- The most primitive and the fastest implementation of a fixed-size last-in-first-out stack on stack in Rust, for Copy-implementing types☆12May 16, 2026Updated last week
- Slides/notes and Jupyter notebook demos for an introductory course of numerical methods for PDEs☆23Apr 17, 2024Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Simple Linux driver for an Arria 10 FPGA with PCIe☆13Aug 4, 2017Updated 8 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Matlab code that supports beam-forming arrays☆18Mar 13, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Linux driver module package to support Renesas clock synthesizers for PTP (IEEE-1588) and SyncE applications. More information is in the …☆14Nov 30, 2025Updated 5 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆38Jun 22, 2023Updated 2 years ago
- NS-MIRACLE is a framework designed to enhance the functionalities provided by NS2. It provides an efficient engine for handling cross-lay…☆12Dec 11, 2025Updated 5 months ago
- Intelligence Defined Networking☆13Dec 6, 2017Updated 8 years ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Open Management Plane Software☆11Oct 17, 2024Updated last year
- Resources for conference program chairs, especially in systems/PL areas of computer science.☆12May 14, 2023Updated 3 years ago
- LTE RACH realistic model☆11Oct 4, 2017Updated 8 years ago
- Resonance implementation in Pyretic☆26Apr 27, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- ☆12Nov 26, 2024Updated last year
- NS3 module for simulating DOCSIS 3.1 links☆16Apr 5, 2024Updated 2 years ago
- A deep-learning framework for smartphone identification via passive traffic fingerprinting.☆10Feb 17, 2023Updated 3 years ago
- ☆18Nov 26, 2025Updated 5 months ago
- Beamer theme for the Department of Information Engineering at the Univeristy of Padova☆10Apr 11, 2022Updated 4 years ago
- ☆13Dec 7, 2023Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Where's the Buffer Bloat?☆21Apr 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- High-order unstructured mesh representation and discrete function spaces☆33Apr 26, 2026Updated 3 weeks ago
- ☆31Sep 18, 2016Updated 9 years ago
- Context Hub Runtime Environment (CHRE)☆10Mar 13, 2026Updated 2 months ago
- Parse hardware design information to generate project specific machine configuration☆18Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- ☆11Dec 19, 2022Updated 3 years ago