This store contains Configurable Example Designs.
☆55Jun 23, 2026Updated 3 weeks ago
Alternatives and similar repositories for XilinxCEDStore
Users that are interested in XilinxCEDStore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆266Jun 15, 2026Updated last month
- ☆328Jul 8, 2026Updated last week
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 8 years ago
- Xilinx Embedded Software (embeddedsw) Development☆14Jun 30, 2026Updated 3 weeks ago
- ☆14Jan 22, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- A repository of information and source files for toolflow-supported hardware☆36Jul 15, 2022Updated 4 years ago
- ☆12Oct 8, 2020Updated 5 years ago
- Vitis_Accel_Examples☆603Jun 15, 2026Updated last month
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 7 months ago
- Repo Manifests for the Yocto Project Build System☆49Jun 15, 2026Updated last month
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated 3 weeks ago
- ☆17Oct 11, 2022Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆126Jun 25, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Mar 22, 2021Updated 5 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆24Oct 8, 2021Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆155Jun 21, 2026Updated last month
- Macsyma☆15Jan 23, 2018Updated 8 years ago
- MIT/GNU Scheme☆12Nov 10, 2024Updated last year
- Xilinx Tcl Store☆374Updated this week
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Central place for all PDP-10 microcode☆13Mar 28, 2018Updated 8 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆52Jul 9, 2026Updated last week
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Using python, selenium to get real photo paths and download them.☆11Aug 7, 2017Updated 8 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- Prolog Technology Theorem Prover☆14Jun 19, 2024Updated 2 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Jun 12, 2022Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 2 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆70Jun 25, 2026Updated 3 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago