This store contains Configurable Example Designs.
☆54Feb 26, 2026Updated 2 months ago
Alternatives and similar repositories for XilinxCEDStore
Users that are interested in XilinxCEDStore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆260Mar 19, 2026Updated last month
- ☆322Apr 6, 2026Updated 3 weeks ago
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 7 years ago
- ☆14Jan 22, 2026Updated 3 months ago
- ☆73Jul 24, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆27Jun 18, 2020Updated 5 years ago
- ☆12Apr 7, 2026Updated 3 weeks ago
- Repo Manifests for the Yocto Project Build System☆45Mar 25, 2026Updated last month
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 4 months ago
- Vitis_Accel_Examples☆590Mar 30, 2026Updated last month
- ☆16Oct 11, 2022Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆123Updated this week
- ESnet general-purpose FPGA design library.☆14Updated this week
- ☆16Mar 22, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 16, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Mar 24, 2026Updated last month
- A WAM (Warren Abstract Machine for Prolog) written in Common Lisp☆13Mar 24, 2019Updated 7 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- MIT/GNU Scheme☆12Nov 10, 2024Updated last year
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- Xilinx Tcl Store☆374Apr 23, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Central place for all PDP-10 microcode☆13Mar 28, 2018Updated 8 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆87Jan 21, 2026Updated 3 months ago
- ☆27Apr 23, 2026Updated last week
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Prolog Technology Theorem Prover☆13Jun 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆188Mar 8, 2026Updated last month
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- Vitis Libraries☆1,090Feb 10, 2026Updated 2 months ago
- ☆22Jul 20, 2023Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆272Nov 13, 2025Updated 5 months ago