This store contains Configurable Example Designs.
☆55Jun 23, 2026Updated last week
Alternatives and similar repositories for XilinxCEDStore
Users that are interested in XilinxCEDStore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆267Jun 15, 2026Updated 2 weeks ago
- ☆328Updated this week
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 7 years ago
- Xilinx Embedded Software (embeddedsw) Development☆14Feb 24, 2026Updated 4 months ago
- ☆75Jul 24, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 6 years ago
- A repository of information and source files for toolflow-supported hardware☆36Jul 15, 2022Updated 3 years ago
- ☆12Oct 8, 2020Updated 5 years ago
- Repo Manifests for the Yocto Project Build System☆47Jun 15, 2026Updated 2 weeks ago
- Vitis_Accel_Examples☆598Jun 15, 2026Updated 2 weeks ago
- ☆17Oct 11, 2022Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SCARV: a side-channel hardened RISC-V platform☆23Mar 31, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆154Jun 21, 2026Updated last week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Jun 4, 2026Updated 3 weeks ago
- A WAM (Warren Abstract Machine for Prolog) written in Common Lisp☆13Mar 24, 2019Updated 7 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- MIT/GNU Scheme☆12Nov 10, 2024Updated last year
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- Xilinx Tcl Store☆374Jun 22, 2026Updated last week
- Central place for all PDP-10 microcode☆13Mar 28, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆16Feb 10, 2023Updated 3 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆51Updated this week
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆87Jan 21, 2026Updated 5 months ago
- ☆27Updated this week
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆57Feb 26, 2021Updated 5 years ago
- ☆17May 19, 2023Updated 3 years ago
- Prolog Technology Theorem Prover☆14Jun 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆70Updated this week
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆192Mar 8, 2026Updated 3 months ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Vitis Libraries☆1,113Updated this week
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago