strath-sdr / rfsoc_frequency_plannerLinks
An RFSoC Frequency Planner developed using Python.
☆28Updated 2 years ago
Alternatives and similar repositories for rfsoc_frequency_planner
Users that are interested in rfsoc_frequency_planner are comparing it to the libraries listed below
Sorting:
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- Python productivity for RFSoC platforms☆72Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- ☆19Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆36Updated 8 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆27Updated 2 months ago
- ☆15Updated 5 months ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago