strath-sdr / rfsoc_frequency_plannerLinks
An RFSoC Frequency Planner developed using Python.
☆31Updated 2 years ago
Alternatives and similar repositories for rfsoc_frequency_planner
Users that are interested in rfsoc_frequency_planner are comparing it to the libraries listed below
Sorting:
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆38Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆28Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆123Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆235Updated 2 years ago
- ☆19Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆86Updated 9 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year