Alternatives and similar repositories for vivado-boards:

Users that are interested in vivado-boards are comparing it to the libraries listed below

• Digilent / vivado-library
  ☆606Updated 8 months ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆562Updated 4 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆229Updated 9 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆423Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆459Updated 3 weeks ago
• Xilinx / XilinxBoardStore
  ☆278Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆790Updated 3 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆754Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆286Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆589Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 3 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆389Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated this week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆321Updated 7 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆190Updated 2 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆275Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆292Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆436Updated 2 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• Xilinx / PYNQ_Workshop
  ☆417Updated 6 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆559Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,648Updated 3 weeks ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆406Updated 6 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆543Updated last week