Alternatives and similar repositories for vivado-boards

Users that are interested in vivado-boards are comparing it to the libraries listed below

• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆643Updated last year
• Digilent / vivado-library
  ☆662Updated last week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆556Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆310Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆523Updated 10 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆419Updated 2 weeks ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆669Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆244Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆318Updated 2 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆319Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆682Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆253Updated last week
• Xilinx / PYNQ_Workshop
  ☆462Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆407Updated 3 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆451Updated 7 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆852Updated 10 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆282Updated 5 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 3 weeks ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year