Avnet / hdl
☆108Updated last month
Alternatives and similar repositories for hdl:
Users that are interested in hdl are comparing it to the libraries listed below
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- Avnet Board Definition Files☆131Updated last month
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- Verilog digital signal processing components☆129Updated 2 years ago
- ☆54Updated 2 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆58Updated last month
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- ☆66Updated 7 months ago
- Fixed Point Math Library for Verilog☆124Updated 10 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 3 months ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- Example designs for FPGA Drive FMC☆235Updated last month
- Vivado build system☆66Updated 2 months ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 4 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆159Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆104Updated 3 years ago
- FuseSoC standard core library☆126Updated last month
- Extensible FPGA control platform☆57Updated last year
- ☆121Updated last month
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆233Updated 9 months ago
- A utility for Composing FPGA designs from Peripherals☆171Updated 2 months ago
- ☆82Updated 7 years ago
- USB3 PIPE interface for Xilinx 7-Series☆210Updated 2 years ago
- Files used with hackster examples☆144Updated 4 years ago