Avnet / hdl
☆111Updated last month
Alternatives and similar repositories for hdl:
Users that are interested in hdl are comparing it to the libraries listed below
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆191Updated 6 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- ☆69Updated last month
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- ☆63Updated 7 years ago
- ☆55Updated 2 years ago
- ☆130Updated this week
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 3 weeks ago
- Verilog digital signal processing components☆133Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Vivado build system☆68Updated 4 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated 5 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆64Updated 2 years ago
- Files used with hackster examples☆145Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Avnet Board Definition Files☆133Updated last week
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- ☆85Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated 2 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 7 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated last month
- Example designs for FPGA Drive FMC☆244Updated 3 months ago