Avnet / hdl
☆106Updated this week
Related projects ⓘ
Alternatives and complementary repositories for hdl
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆98Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆182Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆53Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- ☆53Updated 2 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- ☆63Updated 4 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆84Updated last week
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated last month
- USB3 PIPE interface for Xilinx 7-Series☆201Updated 2 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆67Updated 2 years ago
- ☆80Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Example designs for FPGA Drive FMC☆221Updated this week
- ☆61Updated 7 years ago
- Avnet Board Definition Files☆125Updated this week
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆54Updated 2 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆159Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆60Updated last year
- Files used with hackster examples☆141Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆128Updated last year
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆142Updated 2 years ago
- Vivado build system☆66Updated 3 weeks ago
- Extensible FPGA control platform☆54Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago