Avnet / hdlLinks
☆112Updated 6 months ago
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆197Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆166Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆59Updated 4 months ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆102Updated 7 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 6 months ago
- ☆56Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Examples using the Cyclone V SoC chip☆108Updated 6 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Example designs for FPGA Drive FMC☆264Updated 8 months ago
- Migrated to Codeberg☆92Updated 8 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆71Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- ☆86Updated 8 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆89Updated 7 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- ☆63Updated 8 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- ☆69Updated 2 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Avnet Board Definition Files☆135Updated 2 weeks ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆253Updated 2 months ago
- Files used with hackster examples☆146Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated last month
- meta-petalinux distro layer supporting Xilinx Tools☆96Updated 4 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆55Updated 8 years ago
- A series of CORDIC related projects☆114Updated 10 months ago