Avnet / hdlLinks
☆113Updated 4 months ago
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆163Updated 2 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 4 months ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- ☆86Updated 8 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆194Updated 6 years ago
- Migrated to Codeberg☆92Updated 8 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- ☆56Updated 3 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- ☆69Updated last week
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆172Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- ☆63Updated 8 years ago
- USB3 PIPE interface for Xilinx 7-Series☆221Updated 3 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- Avnet Board Definition Files☆134Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆251Updated 6 years ago