Design for using Ethernet on the ZCU102 development board
☆15Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for zcu102-ethernet
Users that are interested in zcu102-ethernet are comparing it to the libraries listed below
Sorting:
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Aug 22, 2024Updated last year
- ☆10Oct 3, 2018Updated 7 years ago
- TSDG: An efficient index graph for graph-based nearest neighbor search☆10Jul 14, 2022Updated 3 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 6 years ago
- ☆12Apr 6, 2022Updated 3 years ago
- ☆11Jan 17, 2024Updated 2 years ago
- ☆10Sep 4, 2017Updated 8 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆13Feb 18, 2026Updated 2 weeks ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 5 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Planetoid datasets. Consist of Cora, Pubmed, Citeseer, Large_Cora, nell.0.1, nell.0.01, nell.0.001.☆13Oct 12, 2019Updated 6 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- ☆13Oct 27, 2020Updated 5 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- 2D and 3D Matrix Convolution and Matrix Multiplication with CUDA☆10Jun 14, 2021Updated 4 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- ☆14Feb 2, 2026Updated last month
- 一些机器学习的实践☆11Jun 29, 2022Updated 3 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 28, 2026Updated last week
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆12Dec 21, 2024Updated last year
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- A SSD-based graph processing engine for billion-node graphs☆12Feb 1, 2015Updated 11 years ago
- Insight@DCU Insight Deep Learning Workshop☆12May 12, 2017Updated 8 years ago
- USB-DAC implementation for STM32F4 Discovery board☆12Mar 1, 2020Updated 6 years ago
- This is C++ algorithm, and convolution kernel generator with MATLAB☆13Sep 7, 2018Updated 7 years ago
- ☆12Apr 7, 2020Updated 5 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆12May 27, 2020Updated 5 years ago
- A GPU (CUDA) implementation, with a python interface, of the approximated KNN graph computation with Random Sample Forest algorithm KNN.☆12Feb 2, 2026Updated last month
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 8 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Acceleration of SHA256 on the AWS F1 instance using OpenCL.☆13Jan 22, 2018Updated 8 years ago