Alternatives and similar repositories for rfsoc_ofdm

Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below

• strath-sdr / pynq_agc

  View on GitHub
  Demonstration of Automatic Gain Control with PYNQ
  ☆17Jun 28, 2022Updated 3 years ago
• strath-sdr / rfsoc_frequency_planner

  View on GitHub
  An RFSoC Frequency Planner developed using Python.
  ☆32May 22, 2023Updated 2 years ago
• strath-sdr / rfsoc_radio

  View on GitHub
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆41Jan 28, 2026Updated 2 weeks ago
• strath-sdr / rfsoc_qpsk

  View on GitHub
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆113Jan 28, 2026Updated 2 weeks ago
• strath-sdr / rfsoc_notebooks

  View on GitHub
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆26Oct 29, 2021Updated 4 years ago
• strath-sdr / rfsoc_studio

  View on GitHub
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆36Jan 24, 2023Updated 3 years ago
• Xilinx / RFSoC2x2-PYNQ

  View on GitHub
  RFSoC2x2 board repo for PYNQ
  ☆17Oct 11, 2022Updated 3 years ago
• Xilinx / RFSoC-PYNQ

  View on GitHub
  Python productivity for RFSoC platforms
  ☆88Oct 31, 2025Updated 3 months ago
• strath-sdr / rfsoc_qsfp_offload

  View on GitHub
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆26Nov 21, 2024Updated last year
• phthinh / OFDM_802_22

  View on GitHub
  ☆14Dec 15, 2017Updated 8 years ago
• phthinh / OFDM_802_16

  View on GitHub
  IEEE 802.16 OFDM-based transceiver system
  ☆28Jul 21, 2019Updated 6 years ago
• strath-sdr / rfsoc_sam

  View on GitHub
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆90Jan 28, 2026Updated 2 weeks ago
• IMDEANetworksWNG / MIMORPH

  View on GitHub
  ☆28Feb 21, 2024Updated last year
• strath-sdr / dsp_notebooks

  View on GitHub
  A collection of Digital Signal Processing notebooks with a wireless communications theme.
  ☆139Jan 24, 2023Updated 3 years ago
• strath-sdr / RFSoC-Book

  View on GitHub
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆254Jun 6, 2023Updated 2 years ago
• alphansahin / mmWaveSDR

  View on GitHub
  This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…
  ☆58Sep 19, 2024Updated last year
• mesarcik / DRFM

  View on GitHub
  Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
  ☆31Dec 10, 2021Updated 4 years ago
• Xilinx / PYNQ_RFSOC_Workshop

  View on GitHub
  Open-sourcing the PYNQ & RFSoC workshop materials
  ☆63Oct 23, 2020Updated 5 years ago
• Xilinx / ZCU111-PYNQ

  View on GitHub
  Board files to build the ZCU111 PYNQ image
  ☆20Oct 11, 2022Updated 3 years ago
• RealDigitalOrg / RFSoC4x2-BSP

  View on GitHub
  ☆23Sep 25, 2025Updated 4 months ago
• analogdevicesinc / testbenches

  View on GitHub
  Testbenches for HDL projects
  ☆22Updated this week
• JennySmith888 / 100GBE-PYNQ

  View on GitHub
  ☆19Sep 15, 2021Updated 4 years ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago
• phthinh / OFDM_802_11

  View on GitHub
  IEEE 802.11 OFDM-based transceiver system
  ☆43Dec 15, 2017Updated 8 years ago
• MazinLab / RFSoC_OPFB

  View on GitHub
  A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
  ☆41Sep 9, 2024Updated last year
• Xilinx / RFSoC-MTS

  View on GitHub
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆33Jun 22, 2023Updated 2 years ago
• jhshi / openofdm

  View on GitHub
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆455Jan 29, 2023Updated 3 years ago
• BerkeleyLab / Zest

  View on GitHub
  Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs
  ☆11Nov 6, 2024Updated last year
• yugithub / OFDM-baseband

  View on GitHub
  Verilog实现OFDM基带
  ☆45Jan 22, 2016Updated 10 years ago
• Xilinx / SDFEC-PYNQ

  View on GitHub
  A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
  ☆13Jun 29, 2022Updated 3 years ago
• Xilinx / PYNQ_Composable_Pipeline

  View on GitHub
  PYNQ Composabe Overlays
  ☆74Jun 17, 2024Updated last year
• rggen / rggen-systemverilog

  View on GitHub
  SystemVerilog RTL and UVM RAL model generators for RgGen
  ☆16Jan 7, 2026Updated last month
• benreynwar / fpga-sdrlib

  View on GitHub
  Verilog modules for software-defined radio.
  ☆18Dec 31, 2012Updated 13 years ago
• perehinik / Logic_Analyzer_FPGA_Config

  View on GitHub
  Vivado project for Xilinx Artix FPGA, used in logic analyzer
  ☆14Jul 16, 2021Updated 4 years ago
• erickerrigan / protoip

  View on GitHub
  IP prototyping in FPGA hardware
  ☆18Aug 28, 2018Updated 7 years ago
• guido57 / EBAZ4205_SDR_HDMI_PS2

  View on GitHub
  Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board
  ☆20Apr 24, 2023Updated 2 years ago
• tinyvision-ai-inc / tinyVision_sensai

  View on GitHub
  Making Lattice SensAI work properly on tinyVision products
  ☆12Nov 22, 2022Updated 3 years ago
• Xilinx / wireless-xorif

  View on GitHub
  ☆20Jun 3, 2025Updated 8 months ago
• myriadrf / LimeSDR_GW

  View on GitHub
  LiteX-based gateware for LimeSDR boards.
  ☆18Updated this week