PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
☆61Jan 28, 2026Updated 4 months ago
Alternatives and similar repositories for rfsoc_ofdm
Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆28Oct 29, 2021Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆45Jan 28, 2026Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆119Jan 28, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆29Mar 16, 2026Updated 3 months ago
- Python productivity for RFSoC platforms☆97Jun 11, 2026Updated last week
- A collection of Digital Signal Processing notebooks with a wireless communications theme.☆145Jan 24, 2023Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆267Jun 6, 2023Updated 3 years ago
- ☆30Feb 21, 2024Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆32Jun 9, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Sep 15, 2021Updated 4 years ago
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- ☆26Sep 25, 2025Updated 8 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆44Sep 9, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆59Sep 19, 2024Updated last year
- RFFC2071 C8051F330☆17Mar 25, 2026Updated 2 months ago
- SDR Complex Mixing, Sampling, Fourier, Zero-IF Quadrature Direct-Conversion☆25Feb 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆39Jun 22, 2023Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆44Dec 15, 2017Updated 8 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Replacement routine for discover_netsdr and other misc programs☆16Jul 6, 2025Updated 11 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆472Jan 29, 2023Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Jun 29, 2022Updated 3 years ago
- ☆17Sep 5, 2025Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- LoRa网关：SX1278间通讯，MCU：stm32l07☆12Jul 24, 2018Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 4 months ago
- GeophoneDuino is a small node able to sample a geophone through an SPI-enabled MCP3201 ADC and transmit the data back to a server over Wi…☆10Jun 9, 2018Updated 8 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago