strath-sdr / rfsoc_ofdm
PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
☆47Updated last year
Alternatives and similar repositories for rfsoc_ofdm:
Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆35Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 7 months ago
- MATLAB toolbox for ADI transceiver products☆62Updated last month
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆172Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- RTL implementation of components for DVB-S2☆116Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago