PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
☆62Jul 16, 2026Updated last week
Alternatives and similar repositories for rfsoc_ofdm
Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆29Oct 29, 2021Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆45Jan 28, 2026Updated 6 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆120Jan 28, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆93Jul 7, 2026Updated 3 weeks ago
- RFSoC QSFP Data Offload Design with GNU Radio☆30Jul 7, 2026Updated 3 weeks ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆271Jun 6, 2023Updated 3 years ago
- Python productivity for RFSoC platforms☆97Jul 3, 2026Updated 3 weeks ago
- ☆17Dec 15, 2017Updated 8 years ago
- Board repo for the ZCU216 RFSOC☆33Jun 9, 2022Updated 4 years ago
- PYNQ Composabe Overlays☆80Jun 17, 2024Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆19Sep 15, 2021Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 weeks ago
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆59Sep 19, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆45Sep 9, 2024Updated last year
- RFFC2071 C8051F330☆17Mar 25, 2026Updated 4 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆41Jun 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SDR Complex Mixing, Sampling, Fourier, Zero-IF Quadrature Direct-Conversion☆24Feb 25, 2021Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆49Dec 15, 2017Updated 8 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆477Jan 29, 2023Updated 3 years ago
- Replacement routine for discover_netsdr and other misc programs☆16Jul 6, 2025Updated last year
- ☆27Sep 25, 2025Updated 10 months ago
- Testbenches for HDL projects☆23Jul 10, 2026Updated 2 weeks ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Jun 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- LoRa网关：SX1278间通讯，MCU：stm32l07☆13Jul 24, 2018Updated 8 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- GeophoneDuino is a small node able to sample a geophone through an SPI-enabled MCP3201 ADC and transmit the data back to a server over Wi…☆10Jun 9, 2018Updated 8 years ago
- ☆21Apr 1, 2026Updated 3 months ago