strath-sdr / rfsoc_ofdm
PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
☆45Updated last year
Alternatives and similar repositories for rfsoc_ofdm:
Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆73Updated 8 months ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆163Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆30Updated 5 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- ☆18Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago