strath-sdr / rfsoc_ofdmLinks
PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
☆50Updated 2 years ago
Alternatives and similar repositories for rfsoc_ofdm
Users that are interested in rfsoc_ofdm are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Python productivity for RFSoC platforms☆76Updated this week
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆81Updated 11 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 9 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated 2 years ago
- ☆19Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆41Updated 3 weeks ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago