slaclab / rogue
SLAC Python Based Hardware Abstraction & Data Acquisition System
☆40Updated 3 weeks ago
Related projects: ⓘ
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆22Updated last month
- Vivado build system☆68Updated last week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆40Updated last week
- IPbus Builder Tool☆12Updated 2 weeks ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated 2 weeks ago
- Extensible FPGA control platform☆52Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆45Updated 3 months ago
- ☆22Updated 8 years ago
- ☆15Updated 8 years ago
- A data acquisition framework in Python and Verilog.☆40Updated last month
- ☆20Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆52Updated 11 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 8 months ago
- Digital Circuit rendering engine☆31Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆94Updated last week
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆55Updated last month
- Python productivity for RFSoC platforms☆52Updated 4 months ago
- hardware library for hwt (= ipcore repo)☆34Updated 3 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆18Updated last year
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Updated 8 years ago
- An abstract language model of VHDL written in Python.☆48Updated 3 weeks ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆21Updated last month
- A Vivado HLS Command Line Helper Tool☆36Updated 2 years ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- Utilities for MyHDL☆17Updated 9 months ago
- Fixed point arithmetic python package☆35Updated 8 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆10Updated 8 years ago