slaclab / rogue
SLAC Python Based Hardware Abstraction & Data Acquisition System
☆46Updated last week
Alternatives and similar repositories for rogue:
Users that are interested in rogue are comparing it to the libraries listed below
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Updated last month
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- Extensible FPGA control platform☆60Updated 2 years ago
- FPGA and Digital ASIC Build System☆74Updated last week
- IPbus Builder Tool☆13Updated 3 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- This store contains Configurable Example Designs.☆45Updated last week
- ☆14Updated 8 years ago
- ☆22Updated 8 years ago
- ☆35Updated last week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated 2 months ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆23Updated this week
- Fixed point package for Python.☆35Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 3 months ago
- Python package for IBIS-AMI model development and testing☆28Updated last week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆59Updated last year
- hardware library for hwt (= ipcore repo)☆37Updated 5 months ago
- ☆23Updated last month
- tcl scripts used to build or generate vivado projects automatically☆31Updated last year
- ☆69Updated last month
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago