slaclab / rogue
SLAC Python Based Hardware Abstraction & Data Acquisition System
☆42Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for rogue
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆41Updated last month
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆22Updated 3 weeks ago
- Vivado build system☆71Updated this week
- Extensible FPGA control platform☆54Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- IPbus Builder Tool☆12Updated 2 weeks ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆55Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆31Updated last year
- Fixed point arithmetic python package☆36Updated 10 months ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆95Updated last week
- Digital Circuit rendering engine☆35Updated last year
- ☆15Updated 8 years ago
- Vivado build system☆66Updated 3 weeks ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- ☆22Updated 8 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆15Updated 3 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- Slides and material for Xilinx bootcamp☆19Updated 3 years ago
- This store contains Configurable Example Designs.☆42Updated this week
- Fixed point package for Python.☆34Updated last year
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- A collection of Opal Kelly provided design resources☆15Updated last month
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- Framework Open EDA Gui☆60Updated last week
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆56Updated last week
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year