SLAC Python Based Hardware Abstraction & Data Acquisition System
☆51Oct 5, 2026Updated this week
Alternatives and similar repositories for rogue
Users that are interested in rogue are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆29May 5, 2022Updated 4 years ago
- APS BCDA synApps module: motor☆26Aug 7, 2026Updated 2 months ago
- Safety philosopy: example principles for an organization and management☆13Apr 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Documentation for SLAC Shared Scientific Data Facility☆11Updated this week
- Core Components for the Gaudi-based Key4hep Framework☆14Sep 30, 2026Updated last week
- Top level project for EPICS document on readthedocs.☆15Sep 23, 2026Updated 2 weeks ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 9 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆23Nov 25, 2015Updated 10 years ago
- Fast likelihood analysis in more dimensions for xenon TPCs☆16Oct 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Wireshark dissector plugin for EPICS protocols☆26Aug 23, 2025Updated last year
- EPICS module for driver and device support☆46Sep 2, 2026Updated last month
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- The home of the core components of the EPICS areaDetector software. It includes base classes for drivers and code for all of the standard…☆22Updated this week
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆12Oct 2, 2026Updated last week
- Heuristic Access to Positions of Photon Instruments☆15Sep 8, 2026Updated last month
- LimeSDR XTRX gateware project.☆23Oct 2, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- Tools for Machine Learing for Tau reco&Id☆13Sep 25, 2025Updated last year
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 9 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 7 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- a bring-your-own-IO implementation of the EPICS Channel Access protocol☆47Jul 2, 2026Updated 3 months ago
- Python Display Manager☆140Oct 1, 2026Updated last week
- ioBroker Adapter to Communicate with Beckhoff Automation System over ADS☆22Oct 4, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BioAmp is an opensource project of a multichannel biopotential adquisition system for EEG, EMG, EOG and EOG signals.☆16Apr 11, 2022Updated 4 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 5 years ago
- ☆28Sep 28, 2026Updated last week
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆26Feb 25, 2025Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago