slaclab / rogueLinks
SLAC Python Based Hardware Abstraction & Data Acquisition System
☆48Updated this week
Alternatives and similar repositories for rogue
Users that are interested in rogue are comparing it to the libraries listed below
Sorting:
- FPGA and Digital ASIC Build System☆81Updated this week
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Updated 2 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆24Updated last month
- WaveDrom compatible python command line☆112Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- This store contains Configurable Example Designs.☆51Updated last week
- An abstract language model of VHDL written in Python.☆61Updated last week
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated 2 weeks ago
- ☆47Updated 2 months ago
- Framework Open EDA Gui☆73Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆65Updated 2 months ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆144Updated 10 months ago
- Python package for writing Value Change Dump (VCD) files.☆130Updated last year
- Python package for IBIS-AMI model development and testing☆33Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Updated last year
- Digital Circuit rendering engine☆39Updated 6 months ago
- ☆21Updated 9 years ago
- VHDL plugin for RgGen☆15Updated last month
- D3.js based wave (signal) visualizer☆67Updated 5 months ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- tcl scripts used to build or generate vivado projects automatically☆34Updated 2 years ago