Alternatives and similar repositories for LSTM-PYNQ

Users that are interested in LSTM-PYNQ are comparing it to the libraries listed below

• Xilinx / QNN-MO-PYNQ

  View on GitHub
  ☆250Oct 13, 2020Updated 5 years ago
• Xilinx / PYNQ-Networking

  View on GitHub
  Networking Overlay on PYNQ
  ☆50Mar 5, 2019Updated 6 years ago
• Xilinx / LSTM-PYNQ

  View on GitHub
  ☆91Apr 15, 2020Updated 5 years ago
• Xilinx / gemx

  View on GitHub
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Nov 7, 2019Updated 6 years ago
• AMDResearch / Ryzers

  View on GitHub
  Ryzen AI Dockerfiles for ML, Robotics and Development Environments
  ☆64Updated this week
• AEW2015 / PYNQ_PR_Overlay

  View on GitHub
  Adding PR to the PYNQ Overlay
  ☆19Apr 19, 2017Updated 8 years ago
• Xilinx / PYNQ_Peripherals

  View on GitHub
  ☆24Dec 3, 2021Updated 4 years ago
• sonnyhcl / PYNQ-Light-Cube

  View on GitHub
  Light Cube using PYNQ
  ☆10Aug 4, 2018Updated 7 years ago
• tkat0 / pynqmmult

  View on GitHub
  "mmult" example using SDSoC for PYNQ board
  ☆11Feb 23, 2017Updated 8 years ago
• todotani / OV7670_ZYNQ

  View on GitHub
  OV7670 Camera Module Initialize with XILINX ZYNQ Driver
  ☆11Oct 22, 2016Updated 9 years ago
• AMDResearch / NPUEval

  View on GitHub
  NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.
  ☆27Nov 8, 2025Updated 3 months ago
• ikwzm / SECURE_HASH

  View on GitHub
  SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).
  ☆12Oct 14, 2017Updated 8 years ago
• Xilinx / PYNQ-ComputerVision

  View on GitHub
  Computer Vision Overlays on Pynq
  ☆189Oct 4, 2019Updated 6 years ago
• casalebrunet / pynq_dma

  View on GitHub
  PYNQ DMA benchmark project
  ☆12Apr 27, 2017Updated 8 years ago
• Xilinx / PYNQ-BOT

  View on GitHub
  ☆30Mar 21, 2018Updated 7 years ago
• wkoszek / libxbf

  View on GitHub
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆14Nov 16, 2015Updated 10 years ago
• tukl-msd / finance.zynqpricer.hls

  View on GitHub
  Heston implementation for Zynq with Vivado HLS
  ☆16Jun 30, 2015Updated 10 years ago
• brianwchh / zynq-VDMA-driver-StereoVisionApp

  View on GitHub
  ☆14Mar 13, 2023Updated 2 years ago
• Digilent / petalinux-bsps

  View on GitHub
  PetaLinux BSPs for Digilent
  ☆16Aug 15, 2016Updated 9 years ago
• MicroPhase / antsdr-pynq

  View on GitHub
  pynq framework for antsdr
  ☆37May 31, 2024Updated last year
• ceunican / tpzsimul

  View on GitHub
  Automatically exported from code.google.com/p/tpzsimul
  ☆14Jul 7, 2015Updated 10 years ago
• maltanar / rosetta

  View on GitHub
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Sep 19, 2018Updated 7 years ago
• parimalp / Advanced-Embedded-System-Design-Flow-on-Zynq

  View on GitHub
  ☆18Jul 19, 2018Updated 7 years ago
• PeterOgden / PYNQ_image

  View on GitHub
  Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…
  ☆20Feb 21, 2017Updated 8 years ago
• Xilinx / logicnets

  View on GitHub
  Train and deploy LUT-based neural networks on FPGAs
  ☆106Jun 12, 2024Updated last year
• sfox14 / pynq-ekf

  View on GitHub
  A multi-board Extended Kalman Filter (EKF)
  ☆32Sep 23, 2018Updated 7 years ago
• maltanar / fpga-booleanring-bfs

  View on GitHub
  Hybrid BFS on Xilinx Zynq
  ☆18Jun 9, 2015Updated 10 years ago
• sfox14 / block_minifloat

  View on GitHub
  Training with Block Minifloat number representation
  ☆18May 2, 2021Updated 4 years ago
• Digilent / ZYBO

  View on GitHub
  ☆65Jun 21, 2017Updated 8 years ago
• xupsh / Amp-zynq

  View on GitHub
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆22Dec 17, 2015Updated 10 years ago
• ucb-bar / riscv-blas

  View on GitHub
  Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
  ☆19Apr 26, 2020Updated 5 years ago
• Xilinx / PYNQ_Hackathon

  View on GitHub
  Xilinx Hackathon 2017
  ☆18May 15, 2023Updated 2 years ago
• chipsalliance / diplomacy

  View on GitHub
  ☆24Dec 4, 2025Updated 2 months ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• chipsalliance / fpga-interchange-schema

  View on GitHub
  ☆59Jul 4, 2022Updated 3 years ago
• cloudxcc / Arduissimo

  View on GitHub
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆22Dec 20, 2019Updated 6 years ago
• PyHDI / ipgen

  View on GitHub
  IP-core package generator for AXI4/Avalon
  ☆22Nov 25, 2018Updated 7 years ago
• fpgasystems / ZipML-PYNQ

  View on GitHub
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆55Dec 6, 2017Updated 8 years ago
• Xilinx / PYNQ-DL

  View on GitHub
  Xilinx Deep Learning IP
  ☆94May 10, 2021Updated 4 years ago