☆28Feb 21, 2018Updated 8 years ago
Alternatives and similar repositories for LSTM-PYNQ
Users that are interested in LSTM-PYNQ are comparing it to the libraries listed below
Sorting:
- ☆250Oct 13, 2020Updated 5 years ago
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 7 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- ☆15Apr 11, 2025Updated 10 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆68Updated this week
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆24Dec 3, 2021Updated 4 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆29Nov 8, 2025Updated 3 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Computer Vision Overlays on Pynq☆189Oct 4, 2019Updated 6 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- pynq framework for antsdr☆37May 31, 2024Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- ☆18Jul 19, 2018Updated 7 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Sep 23, 2018Updated 7 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆44Mar 19, 2020Updated 5 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆59Jul 4, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- Xilinx Deep Learning IP☆94May 10, 2021Updated 4 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago