Alternatives and similar repositories for pytorch-ocr

Users that are interested in pytorch-ocr are comparing it to the libraries listed below

• Xilinx / LSTM-PYNQ
  ☆88Updated 5 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆30Updated 2 years ago
• ZFTurbo / MobileNet-in-FPGA
  Generator of verilog description for FPGA MobileNet implementation
  ☆168Updated 2 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated 2 years ago
• ekut-es / pico-cnn
  Lightweight C implementation of CNNs for Embedded Systems
  ☆61Updated 2 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆58Updated 3 years ago
• Xilinx / AI-Model-Zoo
  ☆75Updated 2 years ago
• maltanar / qnn-inference-examples
  Jupyter notebook examples on image classification with quantized neural networks
  ☆69Updated 5 years ago
• Xilinx / pyxir
  ☆37Updated 3 years ago
• zhenhuaw-me / tflite
  Parse TFLite models (*.tflite) EASILY with Python. Check the API at https://zhenhuaw.me/tflite/docs/
  ☆100Updated 4 months ago
• fastmachinelearning / qonnx
  QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX
  ☆149Updated last week
• tirumalnaidu / opencl-hls-cnn-accelerator
  OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
  ☆79Updated last year
• areusch / microtvm-blogpost-eval
  ☆29Updated 4 years ago
• Xilinx / graffitist
  Graph Transforms to Quantize and Retrain Deep Neural Nets in TensorFlow
  ☆168Updated 5 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 6 years ago
• ctuning / ck-request-asplos18-resnet-tvm-fpga
  CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:
  ☆12Updated 6 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• QDucasse / nn_benchmark
  🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas
  ☆26Updated 2 years ago
• tlc-pack / tophub
  tophub autotvm log collections
  ☆69Updated 2 years ago
• yuezuegu / sosa-compiler
  Repository for compilation and cycle-accurate simulator for scale-out systolic arrays
  ☆14Updated 2 years ago
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆30Updated 5 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 5 years ago
• soon-yau / QNN
  Tutorials on Quantized Neural Network using Tensorflow Lite
  ☆87Updated 6 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆105Updated 7 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• ONNC / onnc-tutorial
  ☆59Updated 3 years ago
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆36Updated 5 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆221Updated last year
• microideax / Open-Dnn
  ☆28Updated 5 years ago