Victoromoniyi / gr-litexLinks
LiteX Accelerator Block for GNU Radio
☆24Updated 3 years ago
Alternatives and similar repositories for gr-litex
Users that are interested in gr-litex are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated this week
- ☆18Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated 3 weeks ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- LimeSDR XTRX gateware project.☆18Updated 3 weeks ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 6 months ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated 11 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- pynq framework for antsdr☆36Updated last year
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- ☆29Updated last year
- GitHub Repository for iotSDR open source material☆37Updated last year
- an experimental SDR platform☆43Updated 2 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- AD9361 based USB3 SDR☆117Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆15Updated last week
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago