Victoromoniyi / gr-litexLinks
LiteX Accelerator Block for GNU Radio
☆24Updated 3 years ago
Alternatives and similar repositories for gr-litex
Users that are interested in gr-litex are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 2 weeks ago
- ☆18Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆42Updated this week
- LimeSDR XTRX gateware project.☆16Updated 5 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆89Updated last year
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆68Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆15Updated last week
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆44Updated 9 months ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- ☆29Updated last year
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated 2 years ago
- an experimental SDR platform☆44Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- ☆29Updated 4 years ago
- OpenHT FPGA design☆34Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago