Victoromoniyi / gr-litexLinks
LiteX Accelerator Block for GNU Radio
☆24Updated 3 years ago
Alternatives and similar repositories for gr-litex
Users that are interested in gr-litex are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 3 weeks ago
- ☆18Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated 3 weeks ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- LimeSDR XTRX gateware project.☆19Updated 3 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- ☆29Updated last year
- LiteX-based gateware for LimeSDR boards.☆18Updated this week
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- GitHub Repository for iotSDR open source material☆39Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆61Updated 3 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- AD9361 based USB3 SDR☆119Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated last month
- Prototype phase noise analyzer☆21Updated 5 years ago
- ☆24Updated 5 years ago
- an experimental SDR platform☆43Updated 2 years ago
- pynq framework for antsdr☆37Updated last year