Alternatives and similar repositories for gr-litex

Users that are interested in gr-litex are comparing it to the libraries listed below

• B0WEN-HU / gr-verilog
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Updated 5 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆54Updated last month
• myriadrf / LimeSDR-XTRX_GW
  LimeSDR XTRX gateware project.
  ☆16Updated 3 months ago
• gnuradio / gr-verilog
  ☆17Updated 2 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆29Updated 2 years ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆41Updated this week
• loxodes / phasenoise
  Prototype phase noise analyzer
  ☆19Updated 4 years ago
• catkira / CIC
  HDL code for a complex multiplier with AXI stream interface
  ☆17Updated 2 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 4 months ago
• yrrapt / amsat_txrx_ic
  An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)
  ☆72Updated 3 years ago
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆68Updated 2 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated 11 months ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• xil-se / SX1257-PMOD
  ☆15Updated 5 years ago
• oscimp / PlutoSDR
  BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq
  ☆43Updated 6 months ago
• enjoy-digital / litex-acorn-baseboard
  LiteX development baseboards arround the SQRL Acorn.
  ☆63Updated 2 months ago
• efard / DSPHDL
  ☆41Updated last year
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆37Updated 2 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆30Updated 4 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆27Updated last year
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆16Updated 7 years ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆13Updated 2 years ago
• OpenResearchInstitute / DVB-receiver
  Work being done on the DVB-receiver for Phase 4 Ground.
  ☆58Updated last year
• timcardenuto / testPlutoSDR
  ☆24Updated 5 years ago
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆23Updated 4 years ago
• embedinn / iotSDR
  GitHub Repository for iotSDR open source material
  ☆34Updated last year
• analogdevicesinc / linux_image_ADI-scripts
  ADI Scripts for Linux images
  ☆26Updated last month
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆84Updated last year