Victoromoniyi / gr-litexLinks
LiteX Accelerator Block for GNU Radio
☆24Updated 3 years ago
Alternatives and similar repositories for gr-litex
Users that are interested in gr-litex are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- ☆18Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆74Updated 3 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Prototype phase noise analyzer☆21Updated 5 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- LiteX-based gateware for LimeSDR boards.☆18Updated 3 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 months ago
- ☆29Updated last year
- ☆38Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- ☆30Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 months ago