Victoromoniyi / gr-litexLinks
LiteX Accelerator Block for GNU Radio
☆24Updated 3 years ago
Alternatives and similar repositories for gr-litex
Users that are interested in gr-litex are comparing it to the libraries listed below
Sorting:
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 3 weeks ago
- ☆18Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated 2 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- LimeSDR XTRX gateware project.☆18Updated last month
- GitHub Repository for iotSDR open source material☆37Updated last year
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 3 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆14Updated 2 weeks ago
- LimeSDR Mini v2 gateware project☆24Updated 10 months ago
- ☆29Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated 11 months ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- ☆15Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- an experimental SDR platform☆43Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago