umarcor / hwstudio
GUI editor for hardware description designs
☆28Updated last year
Alternatives and similar repositories for hwstudio:
Users that are interested in hwstudio are comparing it to the libraries listed below
- Atom Hardware IDE☆13Updated 3 years ago
- sample VCD files☆36Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Virtual development board for HDL design☆41Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- ☆13Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 weeks ago
- Simplified environment for litex☆14Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 4 months ago
- ☆20Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year