umarcor / hwstudio
GUI editor for hardware description designs
☆27Updated last year
Alternatives and similar repositories for hwstudio:
Users that are interested in hwstudio are comparing it to the libraries listed below
- sample VCD files☆36Updated last year
- Atom Hardware IDE☆13Updated 3 years ago
- ☆13Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last week
- ☆20Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Library of reusable VHDL components☆27Updated 11 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Virtual development board for HDL design☆40Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year