GMUCERG / LWCLinks
Development Package for the Hardware API for Lightweight Cryptography
☆18Updated 10 months ago
Alternatives and similar repositories for LWC
Users that are interested in LWC are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- SILVER - Statistical Independence and Leakage Verification☆14Updated 7 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆41Updated last week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆43Updated this week
- ☆20Updated 5 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆60Updated 3 weeks ago
- Hardware Design of Ascon☆35Updated last week
- Testing processors with Random Instruction Generation☆50Updated 2 weeks ago
- ☆19Updated last year
- ☆16Updated last year
- An open-source custom cache generator.☆34Updated last year
- A Verilog Synthesis Regression Test☆37Updated last week
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- ☆22Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆120Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- ☆82Updated last year
- A time-predictable processor for mixed-criticality systems☆60Updated last year