GMUCERG / LWCLinks
Development Package for the Hardware API for Lightweight Cryptography
☆16Updated 6 months ago
Alternatives and similar repositories for LWC
Users that are interested in LWC are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Hardware Design of Ascon☆25Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- SILVER - Statistical Independence and Leakage Verification☆14Updated 4 months ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 weeks ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆28Updated 2 years ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- SMT Attack☆21Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆35Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated 3 weeks ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- Hardware designs for fault detection☆18Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 5 years ago
- Testing processors with Random Instruction Generation☆47Updated last month
- ☆80Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 4 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago