GMUCERG / LWCLinks
Development Package for the Hardware API for Lightweight Cryptography
☆16Updated 2 months ago
Alternatives and similar repositories for LWC
Users that are interested in LWC are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- Verilog Hardware Design of Ascon☆22Updated last week
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- SMT Attack☆21Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- ☆21Updated 11 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- SHA3 (KECCAK)☆19Updated 10 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆33Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆20Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆81Updated last year
- ☆39Updated last year
- Integer Multiplier Generator for Verilog☆23Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago