GMUCERG / LWCLinks
Development Package for the Hardware API for Lightweight Cryptography
☆16Updated 5 months ago
Alternatives and similar repositories for LWC
Users that are interested in LWC are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated 11 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 3 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆111Updated this week
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆37Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- Hardware Design of Ascon☆25Updated 2 weeks ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 4 months ago
- SMT Attack☆21Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- RISC-V Formal Verification Framework☆150Updated this week
- An open-source custom cache generator.☆34Updated last year
- A fault-injection framework using Chisel and FIRRTL☆37Updated this week
- Testing processors with Random Instruction Generation☆46Updated 3 weeks ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆27Updated 2 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Updated 8 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆31Updated last year
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆83Updated this week
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- ☆21Updated last year