AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).
☆191Jul 23, 2018Updated 7 years ago
Alternatives and similar repositories for AMBA_APB_SRAM
Users that are interested in AMBA_APB_SRAM are comparing it to the libraries listed below
Sorting:
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- UVM AHB VIP☆94Sep 13, 2025Updated 5 months ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- uvm AXI BFM(bus functional model)☆266Jun 23, 2013Updated 12 years ago
- Awesome ASIC design verification☆343Feb 9, 2022Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 7 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- IC Verification & SV Demo☆58Sep 29, 2021Updated 4 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Oct 19, 2023Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆608Dec 24, 2021Updated 4 years ago
- ☆27May 11, 2021Updated 4 years ago
- ☆15Jun 27, 2024Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago