fredrequin / j68_cpuLinks
Small microcoded 68000 verilog softcore
☆58Updated 6 years ago
Alternatives and similar repositories for j68_cpu
Users that are interested in j68_cpu are comparing it to the libraries listed below
Sorting:
- switchable 68K CPU-Core☆52Updated 5 months ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆39Updated 10 months ago
- Cycle-Accurate MC6809/E implementation, Verilog☆94Updated 4 years ago
- Verilog clone of YM2149☆43Updated 7 months ago
- FX68K 68000 cycle accurate SystemVerilog core☆152Updated 4 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 8 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆100Updated 5 years ago
- A pipelined 68030 softcore in VHDL☆20Updated 3 years ago
- ☆74Updated 2 months ago
- Verilog module compatible with Yamaha OPL chips☆56Updated 8 months ago
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆29Updated 6 months ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆25Updated 9 years ago
- The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. …☆41Updated 11 years ago
- FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016)☆76Updated 6 years ago
- Minimig for the DE1 board☆50Updated 3 years ago
- core files for the MiST fpga☆33Updated 9 months ago
- Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk☆35Updated last month
- Code to support porting MiST cores to other boards.☆46Updated 4 months ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- PCXT by spark2k06 deMiSTified☆20Updated last year
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Implementation of an Atari ST in VHDL for Xilinx-based FPGAs☆41Updated 2 months ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- ☆16Updated 7 months ago
- 6502 CPU in 4 small CPLDs☆25Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆28Updated 5 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆43Updated 10 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 8 months ago
- 6502 SoC for the Tang Nano 20k FPGA Board☆21Updated 9 months ago