designsolver / ahb2apb_bridge_vipView external linksLinks
AHB to APB Bridge VIP
☆31Mar 4, 2019Updated 6 years ago
Alternatives and similar repositories for ahb2apb_bridge_vip
Users that are interested in ahb2apb_bridge_vip are comparing it to the libraries listed below
Sorting:
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- ☆48Nov 3, 2023Updated 2 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- ☆13Jul 5, 2019Updated 6 years ago
- SystemVerilog VIP for AMBA APB protocol☆86Nov 11, 2021Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- UVM AHB VIP☆93Sep 13, 2025Updated 5 months ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UART design in SV and verification using UVM and SV☆52Nov 30, 2019Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 7 months ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Aug 9, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆290May 18, 2022Updated 3 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- ☆18Aug 11, 2022Updated 3 years ago
- Testbenches for HDL projects☆22Feb 6, 2026Updated last week
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆46Mar 3, 2024Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆20Apr 21, 2022Updated 3 years ago