UVA-LavaLab / PIMeval-PIMbench
PIMeval simulator and PIMbench suite
☆10Updated this week
Related projects ⓘ
Alternatives and complementary repositories for PIMeval-PIMbench
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ☆17Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- ☆84Updated 9 months ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆145Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- The Sniper Multi-Core Simulator☆100Updated last week
- Processing-In-Memory (PIM) Simulator☆127Updated 4 months ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆12Updated 7 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆220Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆24Updated 6 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆55Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- PUMA Compiler☆27Updated 4 years ago
- gem5 repository to study chiplet-based systems☆64Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆104Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆137Updated 6 months ago
- ☆36Updated 7 months ago
- EQueue Dialect☆39Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆185Updated last year
- CGRA Compilation Framework☆81Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆68Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆170Updated 9 months ago
- ☆39Updated 4 months ago