UVA-LavaLab / PIMeval-PIMbenchLinks
PIMeval simulator and PIMbench suite
☆35Updated 2 months ago
Alternatives and similar repositories for PIMeval-PIMbench
Users that are interested in PIMeval-PIMbench are comparing it to the libraries listed below
Sorting:
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆41Updated 3 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆97Updated last year
- ☆153Updated 8 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆44Updated last month
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆27Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- ☆18Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- ☆45Updated 4 months ago
- PUMA Compiler☆29Updated last week
- Processing-In-Memory (PIM) Simulator☆197Updated 10 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆95Updated last year
- ☆10Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 5 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆100Updated 5 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 5 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- A Cycle-level simulator for M2NDP☆31Updated 2 months ago
- ☆48Updated 2 months ago
- ☆29Updated 3 years ago
- ☆19Updated 6 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆11Updated last year