ECASLab / hls-fpga-accelerators
Collection of kernel accelerators optimised for LLM execution
☆10Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for hls-fpga-accelerators
- C++ code for HLS FPGA implementation of transformer☆12Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Open-source of MSD framework☆14Updated last year
- ☆45Updated 2 months ago
- ☆17Updated 3 years ago
- ☆24Updated 8 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆32Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆20Updated 9 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- ☆9Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆18Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆114Updated this week
- ☆70Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 7 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆13Updated last year
- A co-design architecture on sparse attention☆44Updated 3 years ago