Collection of kernel accelerators optimised for LLM execution
☆27Nov 19, 2025Updated 3 months ago
Alternatives and similar repositories for hls-fpga-accelerators
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below
Sorting:
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Apr 4, 2024Updated last year
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆25Sep 18, 2025Updated 5 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆230Mar 24, 2024Updated last year
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- ☆18May 1, 2024Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆126Jan 20, 2025Updated last year
- ☆16Aug 29, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Feb 22, 2026Updated last week
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Jun 30, 2024Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆150Feb 11, 2025Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆133May 10, 2024Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Nov 2, 2023Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆24Jun 3, 2024Updated last year
- ☆27Jan 22, 2023Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆76Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Jul 23, 2025Updated 7 months ago
- Vitis HLS Library for FINN☆215Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- ☆40Jun 3, 2023Updated 2 years ago