ECASLab / hls-fpga-accelerators
Collection of kernel accelerators optimised for LLM execution
☆15Updated last month
Alternatives and similar repositories for hls-fpga-accelerators:
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- ☆13Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 7 months ago
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆32Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- ☆39Updated 7 months ago
- ☆25Updated 2 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆50Updated 2 weeks ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 5 months ago
- ☆13Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- ☆71Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆18Updated 7 months ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- ☆42Updated this week