ECASLab / hls-fpga-acceleratorsLinks
Collection of kernel accelerators optimised for LLM execution
☆25Updated last month
Alternatives and similar repositories for hls-fpga-accelerators
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below
Sorting:
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆109Updated 11 months ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆51Updated 3 weeks ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- a Computing In Memory emULATOR framework☆14Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆10Updated last year
- ☆58Updated last year
- Model LLM inference on single-core dataflow accelerators☆17Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆20Updated last year
- ☆18Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- ☆77Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Attentionlego☆12Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆123Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 9 months ago