ECASLab / hls-fpga-acceleratorsLinks
Collection of kernel accelerators optimised for LLM execution
☆25Updated 3 weeks ago
Alternatives and similar repositories for hls-fpga-accelerators
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- Model LLM inference on single-core dataflow accelerators☆15Updated 2 months ago
- ☆18Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- A co-design architecture on sparse attention☆53Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆48Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- ☆14Updated 3 years ago
- ☆18Updated last year
- ☆120Updated 5 years ago
- ☆68Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- ☆58Updated last year
- ☆17Updated 5 months ago