ECASLab / hls-fpga-acceleratorsLinks
Collection of kernel accelerators optimised for LLM execution
☆25Updated 3 weeks ago
Alternatives and similar repositories for hls-fpga-accelerators
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆108Updated 10 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A co-design architecture on sparse attention☆54Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆50Updated last week
- ☆20Updated last year
- ☆19Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- Model LLM inference on single-core dataflow accelerators☆16Updated this week
- (Not actively updating)Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆21Updated 11 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆139Updated 9 months ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated last week
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆123Updated 5 years ago
- ☆74Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 6 months ago
- a Computing In Memory emULATOR framework☆14Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago