Collection of kernel accelerators optimised for LLM execution
☆33Feb 26, 2026Updated 5 months ago
Alternatives and similar repositories for hls-fpga-accelerators
Users that are interested in hls-fpga-accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- ☆13Jun 4, 2024Updated 2 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆26May 31, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆34Sep 18, 2025Updated 10 months ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆38Apr 7, 2026Updated 4 months ago
- C++ code for HLS FPGA implementation of transformer☆24Sep 11, 2024Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆25Apr 4, 2024Updated 2 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆22Jul 21, 2026Updated 3 weeks ago
- ☆14Jun 22, 2022Updated 4 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆25Oct 28, 2025Updated 9 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆33Mar 11, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆20Dec 16, 2025Updated 7 months ago
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆34Updated this week
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆39Nov 13, 2025Updated 8 months ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated last year
- ☆164Jun 24, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆88Jun 25, 2026Updated last month
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆151Jan 20, 2025Updated last year
- ☆17Aug 29, 2024Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆20Jul 9, 2024Updated 2 years ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆26Nov 26, 2025Updated 8 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆141May 10, 2024Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Allo Accelerator Design and Programming Framework (PLDI'24)☆402Updated this week
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆96Apr 29, 2022Updated 4 years ago
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last week
- ArcFaceDemo接入双数据库☆10May 22, 2020Updated 6 years ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- HUST电工基地-基于CubeMX的STM32开发 视频的主要仓库是这个。gitee会同步上传。☆25May 9, 2024Updated 2 years ago