CMU-SAFARI / prim-benchmarksLinks
PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is developed to evaluate, analyze, and characterize the first publicly-available real-world PIM architecture, the UPMEM PIM architecture. Described by Gómez-Luna et al. (https://arxiv.org/abs/2105.03814).
☆159Updated last year
Alternatives and similar repositories for prim-benchmarks
Users that are interested in prim-benchmarks are comparing it to the libraries listed below
Sorting:
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆173Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆179Updated 7 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 6 months ago
- ☆146Updated 6 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago
- PIMeval simulator and PIMbench suite☆32Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 10 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆82Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ☆65Updated 4 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆88Updated last year
- Fast and accurate DRAM power and energy estimation tool☆168Updated this week
- ☆92Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆117Updated 6 years ago
- ☆76Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- The Sniper Multi-Core Simulator☆137Updated 8 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆359Updated last week
- A Cycle-level simulator for M2NDP☆29Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆60Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆63Updated 8 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated 11 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆135Updated 5 months ago