CMU-SAFARI / pim-ml
PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-world processing-in-memory (PIM) architecture. Described in the ISPASS 2023 paper by Gomez-Luna et al. (https://arxiv.org/pdf/2207.07886.pdf).
☆18Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pim-ml
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Heterogenous ML accelerator☆16Updated last month
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆9Updated 2 years ago
- ☆22Updated last month
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆21Updated last year
- ☆10Updated 8 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- ☆13Updated 9 years ago
- ☆25Updated 3 years ago
- ☆21Updated last year
- ☆27Updated 5 years ago
- ☆25Updated 7 months ago
- ☆15Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Tutorial Material from the SST Team☆18Updated 6 months ago
- ☆16Updated 2 years ago