TobiasFaller / gcc-riscv-elf-rv32e-rv32i-rv64iLinks
Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp32(fd) and lp64(fd) ABIs.
☆10Updated last week
Alternatives and similar repositories for gcc-riscv-elf-rv32e-rv32i-rv64i
Users that are interested in gcc-riscv-elf-rv32e-rv32i-rv64i are comparing it to the libraries listed below
Sorting:
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆18Updated last month
- 32-bit RISC-V microcontroller☆11Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- ☆38Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆15Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- ☆64Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆17Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- ☆33Updated 2 years ago
- ☆59Updated 3 years ago
- TinyTapeout-01 submission repo☆32Updated 2 years ago