gaph-pucrs / RS5Links
RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor
☆16Updated this week
Alternatives and similar repositories for RS5
Users that are interested in RS5 are comparing it to the libraries listed below
Sorting:
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆11Updated 3 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- Characterizer☆30Updated 3 weeks ago
- ☆13Updated last year
- Nix derivations for EDA tools☆11Updated 6 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- ☆15Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated last month
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆69Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated this week
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆36Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- ☆14Updated 8 months ago
- Home of the open-source EDA course.☆43Updated 2 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last week
- ☆42Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Making cocotb testbenches that bit easier☆36Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆116Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year