RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor
☆16Mar 3, 2026Updated this week
Alternatives and similar repositories for RS5
Users that are interested in RS5 are comparing it to the libraries listed below
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- HF-RISC SoC☆39Nov 10, 2025Updated 3 months ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- Graphical intuition to MOSFET square-law☆11Jan 5, 2021Updated 5 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- ☆11Nov 17, 2025Updated 3 months ago
- ☆17Jul 12, 2024Updated last year
- Design data files for MakeLSI☆11Jul 9, 2016Updated 9 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 6 months ago
- Material complementar do módulo 2 do curso Shell Script profissional: Do básico ao avançado. Introdução ao Shell Script☆11Feb 2, 2025Updated last year
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 3 months ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Java ecosystem PoC for Nintendo Switch homebrew using libjavm VM library☆11Apr 18, 2025Updated 10 months ago
- ☆16Jan 25, 2026Updated last month
- Software Rendered OpenGL implementation☆15Apr 16, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- ☆23Dec 15, 2025Updated 2 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- ☆15Jan 1, 2023Updated 3 years ago
- Use Xiaomi qmi.powerstrip.v1 offline | now on https://codeberg.org/valpackett/micloudfaker☆14Oct 1, 2022Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- ☆26May 31, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆15Jul 14, 2024Updated last year
- Microscope upgrade with xyz stage and 2K camera stream☆15Feb 17, 2024Updated 2 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- RISC-V RV32E core designed for minimal area☆25Nov 17, 2024Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆20Apr 19, 2024Updated last year