TinyTapeout / tt02-submission-templateLinks
Submission template for TT02
☆25Updated 2 years ago
Alternatives and similar repositories for tt02-submission-template
Users that are interested in tt02-submission-template are comparing it to the libraries listed below
Sorting:
- Exploring gate level simulation☆58Updated 2 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Tools for FPGA development.☆47Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- SPI RAM Emulation on Pico☆31Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- ☆70Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 3 weeks ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- ☆20Updated 4 years ago
- 16 bit RISC-V proof of concept☆24Updated 10 months ago