TinyTapeout / tt02-submission-template
Submission template for TT02
☆24Updated 2 years ago
Alternatives and similar repositories for tt02-submission-template:
Users that are interested in tt02-submission-template are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Exploring gate level simulation☆56Updated this week
- ☆13Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆43Updated 2 years ago
- ☆67Updated 7 months ago
- Demo projects for various Kintex FPGA boards☆52Updated 10 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated 3 weeks ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated 11 months ago
- ☆59Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 3 months ago