antmicro / pyrav4l2
Pythonic, Really Awesome V4L2 utility
☆18Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for pyrav4l2
- A simple TUI util to control V4L2 camera parameters☆30Updated 11 months ago
- ☆56Updated last week
- Raw image/video data analyzer☆44Updated this week
- GitHub Action allowing to run tests in the Renode framework☆16Updated last month
- ☆13Updated 2 months ago
- ☆18Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- I want to learn [n]Migen.☆39Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- ☆17Updated 2 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆17Updated 3 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆94Updated last year
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆23Updated 7 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆40Updated 2 months ago
- PDP-1 shenanigans with modern tooling☆12Updated 4 months ago
- ☆14Updated this week
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago
- ☆29Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- Generate testbench for your verilog module.☆12Updated 6 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- ☆35Updated last year
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆11Updated 9 months ago
- Turn WaveDrom timing diagrams into ASCII art☆148Updated 8 months ago
- A data acquisition framework in Python and Verilog.☆40Updated last week