tomverbeure / ecp5_jtag
Use ECP5 JTAG port to interact with user design
☆26Updated 3 years ago
Alternatives and similar repositories for ecp5_jtag:
Users that are interested in ecp5_jtag are comparing it to the libraries listed below
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Portable HyperRAM controller☆54Updated 4 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- ☆15Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ☆22Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- ☆45Updated 2 years ago