tomverbeure / ecp5_jtag
Use ECP5 JTAG port to interact with user design
☆24Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for ecp5_jtag
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Collection of projects for various FPGA development boards☆41Updated 5 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- ☆14Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- ☆22Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- PMOD boards for ULX3S☆40Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- My pergola FPGA projects☆30Updated 3 years ago