craigjb / fuse-zynqLinks
Generate Zynq configurations without using the vendor GUI
☆30Updated 2 years ago
Alternatives and similar repositories for fuse-zynq
Users that are interested in fuse-zynq are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- ☆23Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- ☆79Updated last year
- ☆59Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆45Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆34Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated last month
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated last week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- ☆39Updated 2 years ago