craigjb / fuse-zynq
Generate Zynq configurations without using the vendor GUI
☆30Updated last year
Alternatives and similar repositories for fuse-zynq:
Users that are interested in fuse-zynq are comparing it to the libraries listed below
- Experimental flows using nextpnr for Xilinx devices☆42Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆22Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- Wishbone interconnect utilities☆39Updated 2 months ago
- Virtual development board for HDL design☆41Updated 2 years ago
- ☆77Updated last year
- ☆59Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ☆33Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 10 months ago
- ☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆22Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- A pipelined RISC-V processor☆55Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago