Generate Zynq configurations without using the vendor GUI
☆30Jul 5, 2023Updated 2 years ago
Alternatives and similar repositories for fuse-zynq
Users that are interested in fuse-zynq are comparing it to the libraries listed below
Sorting:
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- ☆15May 17, 2025Updated 9 months ago
- Isle FPGA Computer☆75Updated this week
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Updated this week
- ☆20Feb 19, 2026Updated 2 weeks ago
- ☆15May 29, 2020Updated 5 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- ☆22Oct 19, 2021Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆27Jan 16, 2022Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆65Feb 28, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Icon Hash by Python☆12May 28, 2018Updated 7 years ago
- GnuRadio implementation of satellite transponder and ground terminal☆28May 27, 2021Updated 4 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- ☆30Dec 22, 2020Updated 5 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- TOPPERSユーザーズフォーラム：ユーザのためのQ&Aおよび情報交換の場☆12Jun 16, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Phore Synapse working repository☆14Mar 30, 2023Updated 2 years ago