craigjb / fuse-zynqLinks
Generate Zynq configurations without using the vendor GUI
☆30Updated 2 years ago
Alternatives and similar repositories for fuse-zynq
Users that are interested in fuse-zynq are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- ☆60Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- ☆22Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- ☆34Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- ☆32Updated 2 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- ☆85Updated last week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆38Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- Naive Educational RISC V processor☆89Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year