craigjb / fuse-zynqLinks
Generate Zynq configurations without using the vendor GUI
☆30Updated last year
Alternatives and similar repositories for fuse-zynq
Users that are interested in fuse-zynq are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆48Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆79Updated last year
- ☆39Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- ☆34Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Wishbone interconnect utilities☆41Updated 4 months ago
- ☆22Updated 3 years ago
- ☆33Updated 2 years ago
- ☆59Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- ☆45Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Docker Development Environment for SpinalHDL☆20Updated 10 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago