tjsparks5 / Pipelined-MIPS-Processor
Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Pipelined-MIPS-Processor
- ☆8Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- Template for project1 TPU☆12Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆10Updated 3 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆9Updated 5 years ago
- ☆16Updated 7 months ago
- ☆26Updated 5 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆14Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- EE 287 2012 Fall☆27Updated 11 years ago
- Python Tool for UVM Testbench Generation☆49Updated 5 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year