tjsparks5 / Pipelined-MIPS-ProcessorLinks
Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.
☆15Updated 7 years ago
Alternatives and similar repositories for Pipelined-MIPS-Processor
Users that are interested in Pipelined-MIPS-Processor are comparing it to the libraries listed below
Sorting:
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆133Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆36Updated 5 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆11Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- Verilog RTL Design☆44Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆32Updated 8 years ago
- Simple single-port AXI memory interface☆45Updated last year
- ☆26Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- UVM and System Verilog Manuals☆44Updated 6 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆65Updated 7 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆14Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆173Updated 9 months ago
- SRAM☆23Updated 5 years ago
- ☆53Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆93Updated 2 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆29Updated 3 years ago