A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
☆22Apr 4, 2024Updated 2 years ago
Alternatives and similar repositories for 16-bit-risc-processor
Users that are interested in 16-bit-risc-processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated last week
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- A C++ neural network library for machine learning☆16May 1, 2024Updated 2 years ago
- Small microcoded 68000 verilog softcore☆61Oct 30, 2018Updated 7 years ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- kitti2rosbag2 is designed to convert the KITTI Odometry dataset to ROS2 bag format.☆20Mar 22, 2024Updated 2 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- 16 bit RISC-V proof of concept☆27Jan 5, 2026Updated 6 months ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Echo Server using Asio C++ just to test it out☆15Oct 11, 2025Updated 9 months ago
- Visual Odometry Pipeline using KITTI dataset☆23Jan 3, 2025Updated last year
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Generic slider-based GUI to publish any kind of message☆20May 28, 2026Updated last month
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- A curated list of awesome frameworks, libraries and software for the V language.☆12Jul 4, 2019Updated 7 years ago
- A very simple RISC-V ISA emulator.☆40Dec 12, 2020Updated 5 years ago
- lio-sam / liorf hybrid with gravity factor☆29Jul 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Noir Computer☆16Jul 19, 2023Updated 3 years ago
- 16-bit CPU written in VHDL☆22Jan 4, 2019Updated 7 years ago
- 8x8 monochrome bitmap fonts for rendering. Implemented in Rust.☆18Apr 5, 2021Updated 5 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Package to calibrate a simulated camera from Gazebo☆29Jul 30, 2020Updated 5 years ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated 2 years ago
- This repository contains data and analysis scripts to reproduce the figures as well as source code and simulation scripts to perform the …☆13Apr 13, 2021Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆16Apr 25, 2022Updated 4 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Nov 5, 2024Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago