Alternatives and similar repositories for 16-bit-risc-processor:

Users that are interested in 16-bit-risc-processor are comparing it to the libraries listed below

• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated last month
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆22Updated 3 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated 2 years ago
• danielkasza / 9444
  9444 RISC-V 64IMA CPU and related tools and peripherals.
  ☆25Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆84Updated 4 months ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆39Updated last year
• metastableB / RISCV-RV32I-Assembler
  A simple, easily extendable, RISCV assembler for the RV32I subset in Python.
  ☆27Updated last year
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆92Updated 3 weeks ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆51Updated 6 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• phthinh / soric_project
  Source-Opened RISCV for Crypto
  ☆15Updated 3 years ago
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 6 months ago
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆72Updated 4 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆29Updated 3 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆67Updated 2 years ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 8 months ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆23Updated last year
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆49Updated 5 years ago
• hgeisse / eco32
  32-Bit RISC microprocessor system for FPGA boards
  ☆37Updated 2 months ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆42Updated last year
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆39Updated 5 years ago
• VLSIDA / OpenCache
  An open-source custom cache generator.
  ☆30Updated 10 months ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆28Updated last month
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆11Updated 3 years ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆43Updated last month