Alternatives and similar repositories for Logisim-RISC-Processor

Users that are interested in Logisim-RISC-Processor are comparing it to the libraries listed below

• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆62Updated 4 years ago
• jck / riscv
  ☆19Updated 2 years ago
• pbing / USB
  FPGA USB 1.1 Low-Speed Implementation
  ☆34Updated 7 years ago
• Domipheus / ArtyS7-RPU-SoC
  Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
  ☆39Updated 5 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆36Updated 4 years ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated 2 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆51Updated 8 years ago
• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆62Updated 4 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago
• AngeloJacobo / FPGA_SDRAM_Controller
  SDRAM controller optimized to a memory bandwidth of 316MB/s
  ☆29Updated 4 years ago
• sam210723 / fpga
  Collection of projects for various FPGA development boards
  ☆47Updated last year
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆31Updated 4 years ago
• lawrie / blackicemxbook
  ☆27Updated 6 years ago
• freecores / usbhostslave
  USB 1.1 Host and Function IP core
  ☆24Updated 11 years ago
• ShaheerSajid / RISCV
  32-bit soft RISCV processor for FPGA applications
  ☆18Updated 2 years ago
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆19Updated 4 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Updated 5 years ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated last year
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆17Updated 5 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆41Updated 3 years ago
• hdl-util / hdmi-demo
  Demo of hdmi on at 720p with VGA-compatible text mode and sound
  ☆27Updated 2 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆65Updated 2 years ago
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆77Updated 6 years ago
• mjkkirschner / simpleGPUCore
  verilog/FPGA hardware description for very simple GPU
  ☆16Updated 6 years ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆51Updated 3 years ago
• racerxdl / LVDS-7-to-1-Serializer
  An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.
  ☆50Updated 12 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆70Updated 3 years ago
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆25Updated 3 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago