Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.
☆24Dec 27, 2022Updated 3 years ago
Alternatives and similar repositories for ivl_uvm
Users that are interested in ivl_uvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated 3 weeks ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Aug 7, 2025Updated 7 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆25Feb 25, 2026Updated last month
- cfaqs-ko☆14Mar 18, 2021Updated 5 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆19Jul 12, 2024Updated last year
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- ☆14Apr 29, 2024Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- USB HID keyboard firmware☆11Oct 8, 2021Updated 4 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- go.sh - linux console manager bash script☆13Feb 12, 2026Updated last month
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- A simple (&naive) Gitlab Client for iOS☆17May 10, 2016Updated 9 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago