TheSUPERCD / 8bit_MicroComputer_VerilogLinks
This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.
☆56Updated 2 years ago
Alternatives and similar repositories for 8bit_MicroComputer_Verilog
Users that are interested in 8bit_MicroComputer_Verilog are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆264Updated 3 months ago
- ☆41Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆90Updated 2 years ago
- SystemVerilog Tutorial☆166Updated 3 months ago
- ☆114Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆75Updated 3 years ago
- Verilog HDL files☆149Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆150Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 9 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Verilog/SystemVerilog Guide☆72Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated last week
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆17Updated 4 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆59Updated 4 years ago