TheSUPERCD / 8bit_MicroComputer_VerilogLinks
This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.
☆57Updated 2 years ago
Alternatives and similar repositories for 8bit_MicroComputer_Verilog
Users that are interested in 8bit_MicroComputer_Verilog are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆151Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆270Updated 3 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆94Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆116Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- ☆115Updated last year
- Verilog HDL files☆153Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆116Updated 3 years ago
- opensource EDA tool flor VLSI design☆34Updated 2 years ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- UVM and System Verilog Manuals☆44Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Verilog/SystemVerilog Guide☆72Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆39Updated 6 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆174Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year