Devipriya1921 / Traffic-Light-Controller-using-VerilogLinks
Verilog Project
☆13Updated 3 years ago
Alternatives and similar repositories for Traffic-Light-Controller-using-Verilog
Users that are interested in Traffic-Light-Controller-using-Verilog are comparing it to the libraries listed below
Sorting:
- ☆16Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 11 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆128Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- ☆47Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆157Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆19Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- VIP for AXI Protocol☆143Updated 3 years ago
- AXI DMA 32 / 64 bits☆117Updated 11 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- ☆11Updated 2 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆13Updated 11 months ago
- ☆16Updated last year
- ☆21Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago