Verilog Project
☆22Aug 30, 2021Updated 4 years ago
Alternatives and similar repositories for Traffic-Light-Controller-using-Verilog
Users that are interested in Traffic-Light-Controller-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆19Jul 21, 2025Updated last year
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Contains all the necessary lab tasks (Cadence Virtuoso) for ECE3002 VLSI System Design (VIT).☆19Aug 28, 2025Updated 11 months ago
- ☆24Nov 3, 2021Updated 4 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- spikebench is an open spike train time-series classification benchmark☆13Oct 3, 2022Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆210Jan 29, 2024Updated 2 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- Light-weight electrophysiology hardware and software platform for cloud-based neural recording experiments☆19Feb 20, 2024Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- A Y86-64 processor implemented using Verilog☆17Aug 21, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- This project was developed using Packet Tracer version 8.2.1, showcasing a comprehensive network setup.☆21Jan 8, 2024Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- Elana: A Simple Energy & Latency Analyzer for LLMs☆16Apr 3, 2026Updated 4 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- Spyke Viewer is a multi-platform GUI application for navigating, analyzing and visualizing electrophysiological datasets.☆24Mar 7, 2016Updated 10 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆156Jul 17, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Scientific Input-Output; Science-Open☆22May 23, 2020Updated 6 years ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 3 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆177Nov 2, 2020Updated 5 years ago
- Artifact of Chimera☆18May 6, 2025Updated last year
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- Spike sorting software being developed at Flatiron Institute, based on JRCLUST (Janelia Rocket Cluster)☆30Jun 7, 2022Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago