sarthak268 / Embedded_Logic_and_Design
This repository contains all labs done as a part of the Embedded Logic and Design course.
☆23Updated 6 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design:
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- Repository for system verilog labs from cadence☆12Updated 5 years ago
- UART implementation using verilog☆18Updated 2 years ago
- ☆40Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- ☆17Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- ☆28Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 10 months ago
- Trying to get a new skill☆22Updated 3 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆42Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆98Updated 9 months ago
- FFT algorithm for fpga☆19Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 8 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆55Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Single Cycle MIPS Pipelined Processor using Verilog☆14Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆16Updated 9 months ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆22Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago