This repository contains all labs done as a part of the Embedded Logic and Design course.
☆27Jun 10, 2018Updated 7 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆140Apr 3, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆63Nov 25, 2020Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Python implementation of the Switching Kalman Filter☆18Mar 11, 2022Updated 4 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 3 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Oct 6, 2023Updated 2 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 2 months ago
- Submitted this Project (Web +Android) in FiveHacks conducted by DevPost community and were among top 30 out of 117 participants.☆11Jul 22, 2022Updated 3 years ago
- The Design and Implementation of an Autonomous Mars Rover that has full mapping, remote control and power management capabilities.☆13Jun 17, 2021Updated 4 years ago
- Clustering using Self-Organizing Maps through Non-Linear Principal Components Analysis - Rainfalls in Southwestern Colombia☆11Jun 15, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last month
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 6 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆21Jun 9, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )☆29Jun 19, 2021Updated 4 years ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- All my research resources related to Mars Rover☆14May 7, 2022Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆10Aug 6, 2025Updated 8 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆25Sep 4, 2025Updated 7 months ago
- ☆14Jun 20, 2021Updated 4 years ago
- Interactive courseware module that introduces transfer function analysis taught in system dynamics and controls courses.☆26Sep 29, 2025Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- This is a repo for the Tanzania AI lab hackathon 2020 & the AI4Dev2020 challenge, where we as the Elixir team created the 1st AI based ca…☆17Dec 16, 2020Updated 5 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Attendance System using Face Recognition (HOG)☆15Sep 6, 2022Updated 3 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago