This repository contains all labs done as a part of the Embedded Logic and Design course.
☆28Jun 10, 2018Updated 8 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆15Dec 5, 2019Updated 6 years ago
- 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)☆13Sep 15, 2017Updated 9 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆250May 20, 2025Updated last year
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆38Jan 10, 2019Updated 7 years ago
- A Guide for Encode Categorical Variables, with implementations and examples in Python.☆11Sep 9, 2020Updated 6 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆68Nov 25, 2020Updated 5 years ago
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆17Jul 26, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- All my research resources related to Mars Rover☆14May 7, 2022Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- The Design and Implementation of an Autonomous Mars Rover that has full mapping, remote control and power management capabilities.☆15Jun 17, 2021Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Submitted this Project (Web +Android) in FiveHacks conducted by DevPost community and were among top 30 out of 117 participants.☆11Jul 22, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆160Jul 17, 2022Updated 4 years ago
- A MIPS32 System-on-Chip for the DE0-Nano FPGA☆12Sep 1, 2014Updated 12 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- Attendance System using Face Recognition (HOG)☆15Sep 6, 2022Updated 4 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Jun 20, 2021Updated 5 years ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- Unlock Your Potential with Resume Wizard: Effortlessly Create Professional Resumes in Minutes☆11Jul 30, 2023Updated 3 years ago
- KiCad STM32F+Audio Codec PCB Design Project☆15Aug 3, 2021Updated 5 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆27Jul 21, 2025Updated last year
- ☆14Apr 18, 2021Updated 5 years ago