sarthak268 / Embedded_Logic_and_Design
This repository contains all labs done as a part of the Embedded Logic and Design course.
☆23Updated 6 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design:
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below
- opensource EDA tool flor VLSI design☆32Updated last year
- ☆17Updated 2 years ago
- ☆13Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 13 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- Repository for system verilog labs from cadence☆11Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- ☆28Updated 11 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆54Updated 2 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- ☆12Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- UART implementation using verilog☆16Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆13Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- Lecture about FIR filter on an FPGA☆11Updated 10 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆108Updated 2 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆13Updated 3 years ago