This repository contains all labs done as a part of the Embedded Logic and Design course.
☆28Jun 10, 2018Updated 8 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆144Apr 3, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- This is a set of C libraries designed to provide all of the nice-to-have features of more modern and full-featured languages, but targete…☆13Mar 9, 2024Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆66Nov 25, 2020Updated 5 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆16Jul 6, 2016Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 4 months ago
- ☆14Dec 13, 2018Updated 7 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- ☆11Nov 17, 2025Updated 7 months ago
- A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )☆30Jun 19, 2021Updated 5 years ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- ☆22Sep 26, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16Mar 27, 2024Updated 2 years ago
- All my research resources related to Mars Rover☆14May 7, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆16Aug 6, 2025Updated 10 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 10 months ago
- ☆14Jun 20, 2021Updated 5 years ago
- Unlock Your Potential with Resume Wizard: Effortlessly Create Professional Resumes in Minutes☆11Jul 30, 2023Updated 2 years ago
- Interactive courseware module that introduces transfer function analysis taught in system dynamics and controls courses.☆28May 12, 2026Updated last month
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 6 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 6 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Attendance System using Face Recognition (HOG)☆15Sep 6, 2022Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 7 months ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆153Jul 17, 2022Updated 3 years ago