sarthak268 / Embedded_Logic_and_DesignLinks
This repository contains all labs done as a part of the Embedded Logic and Design course.
☆23Updated 7 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below
Sorting:
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆19Updated 2 years ago
- ☆41Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆56Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Repository for system verilog labs from cadence☆13Updated 5 years ago
- courses to learn VHDL☆17Updated 3 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated last year
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- ☆13Updated 9 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆36Updated 4 months ago
- FIR Filter in Verilog☆15Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆15Updated 3 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Updated 5 years ago
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆31Updated 5 years ago
- UART implementation using verilog☆23Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆46Updated 4 months ago