This repository contains all labs done as a part of the Embedded Logic and Design course.
☆27Jun 10, 2018Updated 7 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆60Nov 30, 2022Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆142Apr 3, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆62Nov 25, 2020Updated 5 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- A Guide for Encode Categorical Variables, with implementations and examples in Python.☆11Sep 9, 2020Updated 5 years ago
- KiCad STM32F+Audio Codec PCB Design Project☆14Aug 3, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆12Jan 5, 2018Updated 8 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- PyTorch Implementation for the paper "Let Me Help You! Neuro-Symbolic Short-Context Action Anticipation" accepted to RA-L'24.☆12Nov 27, 2024Updated last year
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 3 months ago
- The Design and Implementation of an Autonomous Mars Rover that has full mapping, remote control and power management capabilities.☆15Jun 17, 2021Updated 4 years ago
- ☆11Nov 17, 2025Updated 6 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 8 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )☆29Jun 19, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated 11 months ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- All my research resources related to Mars Rover☆14May 7, 2022Updated 4 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆26Sep 4, 2025Updated 8 months ago
- Interactive courseware module that introduces transfer function analysis taught in system dynamics and controls courses.☆27May 12, 2026Updated last week
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 6 months ago
- ☆16Apr 25, 2024Updated 2 years ago
- Implementation of the paper on Embodiment Scaling Laws in Robot Locomotion (CoRL 2025)☆26Sep 23, 2025Updated 8 months ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago