sarthak268 / Embedded_Logic_and_DesignLinks
This repository contains all labs done as a part of the Embedded Logic and Design course.
☆26Updated 7 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below
Sorting:
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆36Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- Repository for system verilog labs from cadence☆15Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 3 years ago
- courses to learn VHDL☆17Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆62Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated last month
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆27Updated 6 years ago
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- Hardware and Software Co-design implementations☆16Updated 6 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆129Updated 8 months ago
- An 8 input interrupt controller written in Verilog.☆28Updated 13 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆55Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- ☆47Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆37Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆39Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 5 years ago
- Verilog library for developing robotics applications using FPGAs☆78Updated last year
- Structured UVM Course☆58Updated 2 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆23Updated 2 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆26Updated 5 years ago
- ☆17Updated 2 years ago