sarthak268 / Embedded_Logic_and_DesignLinks
This repository contains all labs done as a part of the Embedded Logic and Design course.
☆24Updated 7 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below
Sorting:
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- Repository for system verilog labs from cadence☆13Updated 5 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆19Updated 2 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- ☆13Updated 9 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- ☆41Updated last year
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆23Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆27Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 3 months ago
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆14Updated last week
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- courses to learn VHDL☆17Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 5 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- ☆13Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago