This repository contains all labs done as a part of the Embedded Logic and Design course.
☆28Jun 10, 2018Updated 8 years ago
Alternatives and similar repositories for Embedded_Logic_and_Design
Users that are interested in Embedded_Logic_and_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆242May 20, 2025Updated last year
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 4 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- A Guide for Encode Categorical Variables, with implementations and examples in Python.☆11Sep 9, 2020Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆67Nov 25, 2020Updated 5 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆73Sep 30, 2023Updated 2 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- All my research resources related to Mars Rover☆14May 7, 2022Updated 4 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- ☆14Dec 13, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Design and Implementation of an Autonomous Mars Rover that has full mapping, remote control and power management capabilities.☆15Jun 17, 2021Updated 5 years ago
- Submitted this Project (Web +Android) in FiveHacks conducted by DevPost community and were among top 30 out of 117 participants.☆11Jul 22, 2022Updated 4 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 6 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 10 months ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 5 months ago
- ☆11Nov 17, 2025Updated 8 months ago
- Attendance System using Face Recognition (HOG)☆15Sep 6, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Interactive courseware module that introduces transfer function analysis taught in system dynamics and controls courses.☆28Jul 24, 2026Updated 3 weeks ago
- Unlock Your Potential with Resume Wizard: Effortlessly Create Professional Resumes in Minutes☆11Jul 30, 2023Updated 3 years ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago
- ☆14Apr 18, 2021Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 6 years ago