mnmhdanas / DA-Based-LMS-Adaptive-filter
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆14Updated 3 years ago
Related projects: ⓘ
- FIR Filter in Verilog☆11Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆20Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆18Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- Integration of SIFT and LES Algorithms☆11Updated 4 months ago
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆23Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆38Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- FIR filter implementation☆21Updated 4 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆30Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆38Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆33Updated 9 months ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- FIR implemention with Verilog☆43Updated 5 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆30Updated 6 years ago
- DDR3 function verification environment in UVM☆21Updated 6 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆24Updated 3 years ago
- ☆20Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆37Updated 4 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆14Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 8 years ago
- AHB Bus lite v3.0☆14Updated 5 years ago