mnmhdanas / DA-Based-LMS-Adaptive-filterLinks
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆16Updated 4 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
Sorting:
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆47Updated 8 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆27Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- ☆18Updated 2 years ago
- FIR Filter in Verilog☆15Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- MIPI CSI-2 RX☆37Updated 3 years ago
- FIR filter implementation☆28Updated 5 years ago
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Real-Time Image Processing for ASIC/FGPA☆20Updated 3 years ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Implementation of the PCIe physical layer☆49Updated 3 months ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year