mnmhdanas / DA-Based-LMS-Adaptive-filter
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆15Updated 3 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter:
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆23Updated 2 years ago
- FIR implemention with Verilog☆47Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆30Updated 7 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆24Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆47Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago