mnmhdanas / DA-Based-LMS-Adaptive-filter
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for DA-Based-LMS-Adaptive-filter
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- FIR filter implementation☆21Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- Interface Protocol in Verilog☆47Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- LMS sound filtering by Verilog☆35Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- Integration of SIFT and LES Algorithms☆11Updated 6 months ago
- ☆33Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆20Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago