Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆16Aug 26, 2021Updated 4 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 5 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆32May 28, 2019Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- 水果忍者小游戏——CocosCreator2.1.2☆13May 24, 2020Updated 6 years ago
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated last year
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- ⭐ A curated list of my GitHub starred repos, daily updates☆16Sep 28, 2024Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆11Mar 4, 2022Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆17Apr 22, 2022Updated 4 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆10May 24, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- 个人博客；论文；机器学习；深度学习；Python学习；C++学习；☆22Oct 20, 2021Updated 4 years ago
- ☆13May 15, 2024Updated 2 years ago
- A PyTorch-based numerical simulator for decoders in quantum error correction.☆15Jul 9, 2026Updated last week
- ☆16Mar 27, 2024Updated 2 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 9 years ago
- 🍉 水果忍者。 演示地址：https://nnngu.github.io/FruitNinja/☆29Feb 8, 2018Updated 8 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- This algorithm is reserved to the implementation of the Bahl, Cocke, Jelinek and Raviv (BCJR) algorithm. This function takes as input th…☆11Apr 17, 2019Updated 7 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago