mnmhdanas / DA-Based-LMS-Adaptive-filterView external linksLinks
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆16Aug 26, 2021Updated 4 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
Sorting:
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 3 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Oct 21, 2016Updated 9 years ago
- Hardware Viterbi Decoder in verilog☆29May 28, 2019Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated 8 months ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Mar 30, 2022Updated 3 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ROS driver for iXblue inertial sensors supporting StdBin protocol☆10Feb 5, 2024Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- ☆10Apr 24, 2024Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Provides the STM32H747I-DISCO board driver, part of the STM32Cube BSP Component for STM32H7 series.☆12Aug 26, 2025Updated 5 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- 未来道具 NO.ZeroZeroOne，一个视觉SLAM的自主导航AGV，将于2020年底开始 相关工程会持续更新☆12May 3, 2020Updated 5 years ago
- KiCad RF Stuff☆14Aug 17, 2021Updated 4 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Adaptive Noise Reduction using RLS algorithm, NLMS algorithm for Echo Cancelation, VAD of G729 to separate noise and voice☆17Jan 11, 2026Updated last month
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- 自适应的小波阈值降噪☆13Aug 11, 2023Updated 2 years ago
- Building a Computer From Scratch with verilog☆10Feb 6, 2026Updated last week
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 4 years ago
- Code for the blog post☆12Jan 15, 2021Updated 5 years ago
- Energy-based Dropout and Pruning of Deep Neural Networks☆10Oct 9, 2020Updated 5 years ago
- A PyTorch + Python 3.x implementation of the Echo protocol☆10Dec 15, 2025Updated last month
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago
- Various adaptive signal processing algorithms such as LMS, Block LMS, FDAF, Levinson Durbin algorithms have been studied and implemented.…☆10May 6, 2019Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Conditional Latent Coding (CLC) for Deep Image Compression☆15Feb 6, 2026Updated last week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago