mnmhdanas / DA-Based-LMS-Adaptive-filter
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆15Updated 3 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter:
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
- FIR Filter in Verilog☆12Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆38Updated 8 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆28Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆15Updated 4 years ago
- FIR implemention with Verilog☆45Updated 5 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆49Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Wi-Fi LDPC codec Verilog IP core☆16Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆18Updated 4 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆20Updated last year
- ☆23Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆14Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆21Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆46Updated 2 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Must-have verilog systemverilog modules☆28Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago