mnmhdanas / DA-Based-LMS-Adaptive-filterLinks
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆17Updated 3 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
Sorting:
- FIR Filter in Verilog☆13Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆26Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- FIR implemention with Verilog☆48Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- FIR filter implementation☆27Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago