mnmhdanas / DA-Based-LMS-Adaptive-filterLinks
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆17Updated 4 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆46Updated 8 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆27Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- ☆18Updated last year
- Real-Time Image Processing for ASIC/FGPA☆19Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- LMS sound filtering by Verilog☆41Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Updated 10 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- A 2D convolution hardware implementation written in Verilog☆48Updated 4 years ago
- MIPI CSI-2 RX☆36Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆31Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆57Updated 2 years ago
- Video Stream Scaler☆40Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year