mnmhdanas / DA-Based-LMS-Adaptive-filterLinks
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆17Updated 3 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
Sorting:
- FIR Filter in Verilog☆13Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆24Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ☆18Updated 8 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago