mnmhdanas / DA-Based-LMS-Adaptive-filter
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
☆15Updated 3 years ago
Alternatives and similar repositories for DA-Based-LMS-Adaptive-filter:
Users that are interested in DA-Based-LMS-Adaptive-filter are comparing it to the libraries listed below
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆22Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 13 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆30Updated 7 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆24Updated 3 years ago
- DDR3 function verification environment in UVM☆23Updated 7 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- ☆25Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆17Updated 9 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago