prajwalgekkouga / AHB-to-APB-BridgeLinks
The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.
☆72Updated 3 years ago
Alternatives and similar repositories for AHB-to-APB-Bridge
Users that are interested in AHB-to-APB-Bridge are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- ☆53Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆103Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆116Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆44Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- VIP for AXI Protocol☆163Updated 3 years ago
- Architectural design of data router in verilog☆30Updated 6 years ago
- System Verilog using Functional Verification☆12Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- Verification IP for I2C protocol☆51Updated 4 years ago
- UVM examples and projects☆153Updated 6 months ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆41Updated 4 months ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Updated 5 years ago
- ☆16Updated last year
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆105Updated 2 years ago
- This is a detailed SystemVerilog course☆130Updated 10 months ago
- UVM AHB VIP☆90Updated 4 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Updated 8 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- Verification IP for APB protocol☆74Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆213Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆102Updated 5 years ago