prajwalgekkouga / AHB-to-APB-BridgeView external linksLinks
The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.
☆75Oct 7, 2022Updated 3 years ago
Alternatives and similar repositories for AHB-to-APB-Bridge
Users that are interested in AHB-to-APB-Bridge are comparing it to the libraries listed below
Sorting:
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆46Mar 3, 2024Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- ☆16Mar 27, 2024Updated last year
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 13 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- ☆10Oct 16, 2023Updated 2 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆178Jan 29, 2024Updated 2 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago