The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.
☆87Oct 7, 2022Updated 4 years ago
Alternatives and similar repositories for AHB-to-APB-Bridge
Users that are interested in AHB-to-APB-Bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆60Mar 3, 2024Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- ☆58Jun 19, 2021Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 5 months ago
- UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.☆15Feb 26, 2025Updated last year
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆39Jan 10, 2019Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆23Aug 6, 2025Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- This project is a digital design project that implements a simple programmable stepper motor controller using the Verilog hardware descri…☆10Mar 17, 2023Updated 3 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆28Apr 28, 2018Updated 8 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago