prajwalgekkouga / AHB-to-APB-BridgeLinks
The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.
☆63Updated 2 years ago
Alternatives and similar repositories for AHB-to-APB-Bridge
Users that are interested in AHB-to-APB-Bridge are comparing it to the libraries listed below
Sorting:
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- ☆47Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 7 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆16Updated last year
- VIP for AXI Protocol☆146Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- System Verilog using Functional Verification☆12Updated last year
- UVM examples and projects☆142Updated last month
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆14Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆21Updated 3 months ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- APB to I2C☆44Updated 11 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- UVM AHB VIP☆86Updated 9 months ago