A verilog HDL based project to control a servomotor with voice commands from an android phone.
☆12Nov 11, 2019Updated 6 years ago
Alternatives and similar repositories for Voice-Based-Motor-Control
Users that are interested in Voice-Based-Motor-Control are comparing it to the libraries listed below
Sorting:
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- This project is a digital design project that implements a simple programmable stepper motor controller using the Verilog hardware descri…☆10Mar 17, 2023Updated 3 years ago
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated 10 months ago
- Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django …☆12Jun 27, 2021Updated 4 years ago
- This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…☆17Aug 22, 2024Updated last year
- ☆23Jan 3, 2024Updated 2 years ago
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- ☆10May 1, 2019Updated 6 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Aug 21, 2018Updated 7 years ago
- Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board☆32May 8, 2022Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 2 months ago
- ☆13May 15, 2024Updated last year
- Caching simulations LRU vs ARC.☆14Apr 27, 2015Updated 10 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- A real time microservices project using spring boot and spring cloud technologies☆16Apr 1, 2023Updated 2 years ago
- An android habit-tracking app☆11Apr 5, 2021Updated 4 years ago
- Homography Matrix Estimation using SVD☆14Mar 30, 2020Updated 5 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Jul 7, 2019Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A project for Advanced Operating System(CS604) that implements ARC cache replacement policy.☆18Aug 23, 2020Updated 5 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆16Aug 9, 2024Updated last year
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Using NLP to predict stock price movements☆13Oct 31, 2019Updated 6 years ago