the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
☆50Jul 18, 2020Updated 6 years ago
Alternatives and similar repositories for Traffic-Light-Controller-using-Verilog
Users that are interested in Traffic-Light-Controller-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆68Nov 25, 2020Updated 5 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Solution to COA LAB Assgn, IIT Kharagpur☆39Jan 10, 2019Updated 7 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- This repo will take you through different verilog projects☆11Feb 3, 2021Updated 5 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆23Aug 6, 2025Updated last year
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Contains image files☆15Mar 11, 2020Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆161Jul 17, 2022Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆150Jul 31, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Image Processing Toolbox in Verilog using Basys3 FPGA☆252May 20, 2025Updated last year
- Solving Bloxorz game using A* (A-star) Algorithm☆10Jan 29, 2021Updated 5 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 8 months ago
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 9 years ago
- Voting machine implemented in verilog☆10Apr 8, 2023Updated 3 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆12Dec 27, 2021Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- Memory backbone for AI agents. Four-tier store — working, episodic, semantic, procedural — with decay, consolidation, and association gra…☆26Updated this week
- Sequential and parallel FFT algorithms for image compression.☆12Jun 14, 2021Updated 5 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- An android habit-tracking app☆10Apr 5, 2021Updated 5 years ago
- Python scripts form performing stereo depth estimation using the CoEx model in ONNX.☆11Sep 8, 2021Updated 5 years ago