Arjun-Narula / Traffic-Light-Controller-using-VerilogLinks
the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
☆42Updated 4 years ago
Alternatives and similar repositories for Traffic-Light-Controller-using-Verilog
Users that are interested in Traffic-Light-Controller-using-Verilog are comparing it to the libraries listed below
Sorting:
- Architectural design of data router in verilog☆30Updated 5 years ago
- ☆16Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- ☆41Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆36Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- ☆17Updated last year
- ☆111Updated last year
- System Verilog using Functional Verification☆12Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Verilog Project☆11Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- ☆16Updated last year
- A collection of commonly asked RTL design interview questions☆30Updated 8 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆9Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆9Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- ☆43Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- ☆17Updated 2 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆14Updated 3 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 6 months ago