neelkshah / MIPS-Processor
5-stage pipelined 32-bit MIPS microprocessor in Verilog
☆115Updated 4 years ago
Related projects: ⓘ
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆88Updated 7 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆49Updated last year
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆13Updated 3 years ago
- Single Cycle RISC MIPS Processor☆28Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆47Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆71Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆24Updated 9 months ago
- This repo provide an index of VLSI content creators and their materials☆129Updated 3 weeks ago
- ☆97Updated 8 months ago
- ☆38Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆34Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆117Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- ☆16Updated 5 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆191Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- Digital Design verilog tricky problems having industry standards☆22Updated 4 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆109Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆108Updated 3 years ago
- ☆16Updated 8 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆92Updated 2 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆58Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆54Updated 3 years ago