5-stage pipelined 32-bit MIPS microprocessor in Verilog
☆139Apr 3, 2020Updated 5 years ago
Alternatives and similar repositories for MIPS-Processor
Users that are interested in MIPS-Processor are comparing it to the libraries listed below
Sorting:
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆145Jul 17, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆162May 20, 2022Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆228May 20, 2025Updated 9 months ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆28Feb 14, 2021Updated 5 years ago
- Verilog for ASIC Design☆32Sep 13, 2021Updated 4 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Aug 21, 2018Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆131Jul 31, 2022Updated 3 years ago
- MIPS32 Assembly, Sorting Example in MIPS32 Assembly, CS-F342-Computer-Architecture-Lab☆15Oct 5, 2017Updated 8 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- ☆46May 28, 2023Updated 2 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆34Jul 5, 2020Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Nov 25, 2020Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Aug 10, 2024Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Nov 23, 2020Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- An optimized pipelined MIPS CPU written in VHDL☆11Jan 17, 2015Updated 11 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- 5 stage pipelined MIPS-32 processor☆57Apr 20, 2020Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Apr 7, 2019Updated 6 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago