5-stage pipelined 32-bit MIPS microprocessor in Verilog
☆140Apr 3, 2020Updated 5 years ago
Alternatives and similar repositories for MIPS-Processor
Users that are interested in MIPS-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Solutions to assignments given in Signals and Systems Laboratory☆10Sep 2, 2019Updated 6 years ago
- Materials I developed for a course on signals and systems☆13Feb 28, 2026Updated 3 weeks ago
- Signals and Systems course programming exercises at AUT☆12Jan 29, 2022Updated 4 years ago
- Sistemas y Señales, Repositorio de Jupyter notebooks☆12Jun 15, 2022Updated 3 years ago
- The project draws Continuous and Discrete periodic signal, and calculate some Equations (using MATLAB R2016b and App Design GUI)☆14Jun 20, 2018Updated 7 years ago
- ☆14Jun 14, 2013Updated 12 years ago
- introduction to iVectors with available speech data☆11Mar 4, 2016Updated 10 years ago
- The86-Pgame is a two-player competitive game coded in X86 assembly aimed for multiplayers via serial communication ports.☆14Mar 2, 2022Updated 4 years ago
- Temperature control system using two ATMega32 microcontrollers☆17Jul 18, 2022Updated 3 years ago
- [ECE NTUA] Microprocessors Laboratory - Exercise Sets & Solutions (2020-2021)☆14Jul 29, 2021Updated 4 years ago
- Audio based speaker diarization☆16Mar 6, 2019Updated 7 years ago
- ☆19Jun 25, 2012Updated 13 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- an ivector extractor in total variability space☆18Feb 2, 2018Updated 8 years ago
- CSC501: Microprocessor [MP] & CSL501: Microprocessor Lab [MP Lab] | TE Semester V | Computer Engineering☆24Feb 20, 2026Updated last month
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- ☆17Dec 11, 2014Updated 11 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- I-Vector Speaker recognition system implemented with MSRIT in matlab☆15Jan 12, 2016Updated 10 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- ☆21Jan 12, 2021Updated 5 years ago
- Chrome extension to mark accents in Russian text and show their translations☆10Sep 14, 2020Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆162May 20, 2022Updated 3 years ago
- The main purpose of this project was to develop and implement a secure voice chat web-based application. The end goal being able to give …☆10May 7, 2016Updated 9 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆27Jun 10, 2018Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- 8085 Emulator is an c++ implementation project. It covers implementation of subjects like OOPS using C++, microprocessors, data structure…☆31Nov 26, 2020Updated 5 years ago
- Exercises for a masters course on Digital Signal Processing☆45Sep 18, 2025Updated 6 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆229May 20, 2025Updated 10 months ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- ☆69Nov 17, 2025Updated 4 months ago
- 8086 Microprocessor simulations with Proteus☆44Mar 10, 2020Updated 6 years ago
- Course: Introduction to TensorFlow for Artificial Intelligence, Machine Learning, and Deep Learning☆32Apr 9, 2019Updated 6 years ago
- Evaluation Metrics Used For The Performance Evaluation of Voice Conversion (VC) Models☆19Jul 8, 2025Updated 8 months ago
- Code for Interspeech2022 paper DeID-VC: Speaker De-identification via Zero-shot Pseudo Voice Conversion☆13May 6, 2023Updated 2 years ago
- zero-shot singing voice conversion☆63Jan 13, 2023Updated 3 years ago
- Tensorflow implementation of VQVAE for voice conversion☆12Apr 3, 2018Updated 7 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago