neelkshah / MIPS-ProcessorLinks
5-stage pipelined 32-bit MIPS microprocessor in Verilog
☆129Updated 5 years ago
Alternatives and similar repositories for MIPS-Processor
Users that are interested in MIPS-Processor are comparing it to the libraries listed below
Sorting:
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆98Updated 2 years ago
- ☆111Updated last year
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆49Updated 4 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- ☆41Updated last year
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆56Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- UVM and System Verilog Manuals☆42Updated 6 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- ☆16Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆57Updated 4 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- ☆43Updated 3 years ago
- UVM examples and projects☆137Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆194Updated 4 years ago
- This is a detailed SystemVerilog course☆107Updated 3 months ago