neelkshah / MIPS-Processor
5-stage pipelined 32-bit MIPS microprocessor in Verilog
☆124Updated 5 years ago
Alternatives and similar repositories for MIPS-Processor:
Users that are interested in MIPS-Processor are comparing it to the libraries listed below
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆119Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆70Updated last year
- Single Cycle MIPS Pipelined Processor using Verilog☆13Updated 3 years ago
- ☆109Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆44Updated 9 months ago
- ☆16Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- ☆40Updated last year
- Digital Design verilog tricky problems having industry standards☆22Updated 4 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆43Updated 2 months ago
- A collection of commonly asked RTL design interview questions☆27Updated 7 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆54Updated 2 years ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- This repo provide an index of VLSI content creators and their materials☆147Updated 7 months ago
- UVM and System Verilog Manuals☆40Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆96Updated 8 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆9Updated 7 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆127Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆38Updated last year
- DDR2 memory controller written in Verilog☆76Updated 13 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆129Updated 2 years ago
- 100 Days of RTL☆360Updated 7 months ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year