Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
☆40May 10, 2019Updated 6 years ago
Alternatives and similar repositories for VerilogHDL-Codes
Users that are interested in VerilogHDL-Codes are comparing it to the libraries listed below
Sorting:
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Nov 25, 2020Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- ☆16Mar 27, 2024Updated last year
- Hardware Viterbi Decoder in verilog☆30May 28, 2019Updated 6 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated last month
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆38May 2, 2017Updated 8 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Aug 21, 2018Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated last month
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆228May 20, 2025Updated 9 months ago
- Verilog modules for beginners☆28May 27, 2022Updated 3 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- A note of building The GNU C Library(https://www.gnu.org/software/libc/)☆36Nov 21, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- XBMC addons☆14Apr 20, 2018Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago