mihir8181 / VerilogHDL-Codes
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
☆34Updated 5 years ago
Alternatives and similar repositories for VerilogHDL-Codes:
Users that are interested in VerilogHDL-Codes are comparing it to the libraries listed below
- Architectural design of data router in verilog☆29Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- System Verilog using Functional Verification☆10Updated 11 months ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆41Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆50Updated last year
- An 8 input interrupt controller written in Verilog.☆25Updated 13 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- ☆16Updated last year
- ☆16Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆39Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- Structured UVM Course☆38Updated last year
- UART design in SV and verification using UVM and SV☆41Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- ☆17Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago