Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
☆41May 10, 2019Updated 7 years ago
Alternatives and similar repositories for VerilogHDL-Codes
Users that are interested in VerilogHDL-Codes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆68Nov 25, 2020Updated 5 years ago
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆39Jan 10, 2019Updated 7 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆119Dec 24, 2023Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 10 months ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 8 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆23Aug 6, 2025Updated last year
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- The ultimate VCD files comparator☆13May 7, 2020Updated 6 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆135Jul 9, 2023Updated 3 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Feb 16, 2023Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆500Oct 17, 2026Updated 3 weeks ago
- Write ups for DRDO CTF☆10Jan 13, 2018Updated 8 years ago
- SystemVerilog Tutorial☆250Sep 27, 2026Updated last month
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago