pendkeomkar / SPI
Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Both SPI and I2C are robust, stable communication protocols that are widely used in today's complex systems.The I2C bus has a minimum pin count requirement and therefore a smaller footprint on the board. The SPI b…
☆17Updated 6 years ago
Alternatives and similar repositories for SPI:
Users that are interested in SPI are comparing it to the libraries listed below
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆80Updated last year
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆38Updated 4 years ago
- ☆38Updated 3 years ago
- Verification IP for APB protocol☆56Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆58Updated last year
- my UVM training projects☆29Updated 5 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 10 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆26Updated 5 years ago
- SystemVerilog UVM testbench example☆30Updated 8 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆19Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆23Updated 2 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆12Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆90Updated 7 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆96Updated last month
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 8 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- This is a detailed SystemVerilog course☆80Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆14Updated 3 years ago
- ☆16Updated 2 years ago