pendkeomkar / SPI
Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Both SPI and I2C are robust, stable communication protocols that are widely used in today's complex systems.The I2C bus has a minimum pin count requirement and therefore a smaller footprint on the board. The SPI b…
☆18Updated 6 years ago
Alternatives and similar repositories for SPI:
Users that are interested in SPI are comparing it to the libraries listed below
- UVM Verification IP to uart2bus IP.☆21Updated 3 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- UART design in SV and verification using UVM and SV☆42Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- ☆41Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- my UVM training projects☆32Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆36Updated 9 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- AMBA 3 AHB UVM TB☆32Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆52Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆112Updated 7 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago