Hardware Viterbi Decoder in verilog
☆32May 28, 2019Updated 7 years ago
Alternatives and similar repositories for viterbi_decoder
Users that are interested in viterbi_decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆63Mar 15, 2024Updated 2 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Polar Codes Implementation on Vhdl☆14Jun 4, 2016Updated 10 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- A MATLAB function library containing encoders, decoders and weight enumerators for Reed-Muller codes.☆13Aug 19, 2023Updated 2 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Video Stream Scaler☆42Jul 17, 2014Updated 11 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- ☆14Dec 15, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Cobra-W -> Cobra-RE 将进一步提升漏洞发现的准确性并降低漏报率（弃坑了）☆16Aug 15, 2020Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆10May 24, 2021Updated 5 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆49Jul 18, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆61Nov 30, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 8 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Decoding of LDPC Codes Using the Information Bottleneck Method in Python☆17Dec 11, 2018Updated 7 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- Learn how to pwn badly written programs☆15Sep 18, 2018Updated 7 years ago