coole198669 / viterbi_decoderLinks
Hardware Viterbi Decoder in verilog
☆28Updated 6 years ago
Alternatives and similar repositories for viterbi_decoder
Users that are interested in viterbi_decoder are comparing it to the libraries listed below
Sorting:
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- ☆79Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- AXI4 BFM in Verilog☆34Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AHB3-Lite Interconnect☆94Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago