coole198669 / viterbi_decoder
Hardware Viterbi Decoder in verilog
☆24Updated 5 years ago
Alternatives and similar repositories for viterbi_decoder:
Users that are interested in viterbi_decoder are comparing it to the libraries listed below
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆49Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- EE4415 Project : AES Verilog☆9Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Implementation of the PCIe physical layer☆37Updated 2 months ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- APB to I2C☆39Updated 10 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 3 years ago
- ☆25Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆36Updated 9 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago