ipcoregarfield / GEM_ProjectView external linksLinks
There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.
☆11Jun 27, 2016Updated 9 years ago
Alternatives and similar repositories for GEM_Project
Users that are interested in GEM_Project are comparing it to the libraries listed below
Sorting:
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 3 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 9 months ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Create a variety of wonderful fractals and curves in Typst☆17May 11, 2025Updated 9 months ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 3 years ago
- Analog Devices IMU/ADcmXL Evaluation GUI built on the iSensor-FX3-API (for EVAL-ADIS-FX3 board)☆12Jan 28, 2025Updated last year
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆14Feb 15, 2024Updated last year
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Updated this week
- ☆13Jul 2, 2016Updated 9 years ago
- ☆17Jul 9, 2017Updated 8 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 2 months ago
- MIMO platform for advanced communications and PNT applications☆14Dec 8, 2014Updated 11 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Oct 20, 2019Updated 6 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- Used to deploy project, includes webhooks.☆15Mar 22, 2019Updated 6 years ago
- ☆68Feb 2, 2026Updated last week
- ☆21Feb 18, 2020Updated 5 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆17Mar 31, 2023Updated 2 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- This directory contains the code required to reproduce the results in our ICASSP 2020 submission titled "Low-rank mmWave MIMO channel est…☆20Feb 19, 2020Updated 5 years ago
- ☆26Nov 20, 2025Updated 2 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- How to calculate the baud rate of a CH341/CH340 usb serial adapter with a very small error rate☆25Feb 8, 2020Updated 6 years ago
- Digital Component Design course project.☆20Nov 7, 2018Updated 7 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Apr 24, 2021Updated 4 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Source files for our recent published paper: Efficient Nonlinear Precoding for Massive MU-MIMO Downlink Systems with 1-Bit DACs; If you …☆24Jun 3, 2019Updated 6 years ago
- nnSVG: scalable method to identify spatially variable genes (SVGs) in spatially-resolved transcriptomics data☆23May 19, 2025Updated 8 months ago
- ☆25Apr 22, 2025Updated 9 months ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆40Sep 8, 2025Updated 5 months ago
- 🍡PE's Math Library☆16Feb 6, 2026Updated last week
- A vim plugin that calculates math equations in the current buffer☆22Aug 5, 2020Updated 5 years ago
- The github-webhook is github Webhooks tools☆26Sep 25, 2022Updated 3 years ago