lightcode / 8bit-computerLinks
A simple 8-bit computer build in Verilog.
☆68Updated 4 months ago
Alternatives and similar repositories for 8bit-computer
Users that are interested in 8bit-computer are comparing it to the libraries listed below
Sorting:
- A very primitive but hopefully self-educational CPU in Verilog☆149Updated 10 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Tutorial on building your own CPU, in Verilog☆35Updated 3 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆134Updated 4 years ago
- A Verilog HDL model of the MOS 6502 CPU☆355Updated 2 years ago
- A simple RISC V core for teaching☆197Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆35Updated 3 weeks ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- ☆95Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆98Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆430Updated last week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆224Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- All code found on nandland is here. underconstruction.gif☆348Updated 3 years ago
- A 16-bit Hack CPU from scratch on FPGA.☆59Updated 4 years ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated last month
- 32 bit RISC-V CPU implementation in Verilog☆31Updated 3 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Verilog UART☆184Updated 12 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated 2 weeks ago