FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.
☆19Apr 26, 2017Updated 8 years ago
Alternatives and similar repositories for fpga-projects
Users that are interested in fpga-projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆19Nov 17, 2021Updated 4 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Code release for Unsupervised Domain Adaptation via Distilled Discriminative Clustering published by Pattern Recognition in 2022☆11May 19, 2023Updated 2 years ago
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆18Nov 3, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Implementation of various market making and trading strategies for the IMC Prosperity Trading Challenge 2023☆13Apr 3, 2023Updated 2 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- padavan profile for newifi mini☆10Nov 17, 2016Updated 9 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Read-only mirror of https://framagit.org/tuxor1337/springerdownload. Pull requests and issues on GitHub cannot be accepted and will be au…☆41Feb 12, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- A set of OpenWRT/LEDE packages that allow communication with and usage of Quantenna QTS1000 series AC wifi cards.☆13Feb 6, 2017Updated 9 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- ☆13Dec 5, 2016Updated 9 years ago
- Simple CH347 SPI-NOR programmer☆17Oct 20, 2023Updated 2 years ago
- Poplar documentation☆14Jun 25, 2018Updated 7 years ago
- UNOFFICIAL REPO. Updates for X21G (VN007+) only. X21 (VN007) is discontinued at the time of writing. PROCEED AT YOUR OWN RISK. No changel…☆19Aug 27, 2024Updated last year
- mt7615 V5.0.2.0 driver☆16Jul 31, 2019Updated 6 years ago
- ☆17Sep 5, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- ☆23Jun 26, 2019Updated 6 years ago
- Projects are developed for implementing the knowledge gained in the courses studied at World Quant University and meeting the requirement…☆31Mar 23, 2020Updated 6 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Jun 24, 2017Updated 8 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆36Feb 6, 2019Updated 7 years ago
- Staging tree for wireless driver changes☆27Updated this week