FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.
☆19Apr 26, 2017Updated 9 years ago
Alternatives and similar repositories for fpga-projects
Users that are interested in fpga-projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- A web experiment to see how well you can estimate a minute. Compare yourself against 140k+ attempts☆13Apr 12, 2025Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- This is the canonical git mirror of the LLVM subversion repository. The repository does not accept github pull requests at this moment. P…☆11Oct 23, 2019Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- A Hyper Casual Unity Game☆12Dec 30, 2022Updated 3 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆20Nov 6, 2025Updated 11 months ago
- This is what happens when you can't make the subject interesting enough for a student.☆37May 10, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Jun 11, 2025Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- padavan profile for newifi mini☆10Nov 17, 2016Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- ☆14Aug 26, 2016Updated 10 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 9 years ago
- Write ups for DRDO CTF☆10Jan 13, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Mar 15, 2021Updated 5 years ago
- Streaming Availability API allows getting streaming availability information of movies and series; and querying the list of available sho…☆30May 14, 2026Updated 5 months ago
- Python library created while solving the Matasano Cryptopals challenges☆17Jun 17, 2021Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- A set of OpenWRT/LEDE packages that allow communication with and usage of Quantenna QTS1000 series AC wifi cards.☆13Feb 6, 2017Updated 9 years ago
- This is a DIY project in which I control a relay module using ESP8266 via WiFi through BLynk. The relay module can activate or deactivate…☆18Oct 1, 2020Updated 6 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆131Jul 9, 2023Updated 3 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- ☆11Apr 27, 2022Updated 4 years ago
- Forked from the (now private) GL-iNet Infra Builder repo☆13Sep 16, 2023Updated 3 years ago
- "The most beautiful experience we can have is the mysterious. It is the fundamental emotion that stands at the cradle of true art and tru…☆23Jan 8, 2022Updated 4 years ago
- ☆32Nov 7, 2025Updated 11 months ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago